summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/nouveau/codegen/nv50_ir_peephole.cpp
Commit message (Expand)AuthorAgeFilesLines
* util: Move util_is_power_of_two to bitscan.h and rename to util_is_power_of_t...Ian Romanick2018-03-291-2/+2
* nvir: dont optimize mad with subops to shladdKarol Herbst2018-02-241-1/+2
* nv50/ir: Fix unused var warnings in release buildRhys Kidd2017-12-291-1/+3
* nv50/ir: move LateAlgebraicOpt to the very endIlia Mirkin2017-11-261-1/+1
* nv50/ir: add optimization for modulo by a non-power-of-2 valueIlia Mirkin2017-11-261-0/+15
* nv50/ir: optimize signed integer modulo by pow-of-2Ilia Mirkin2017-11-251-3/+28
* nv50/ir: clean up saturated values immediatelyIlia Mirkin2017-08-121-1/+6
* nv50/ir: fix ConstantFolding with saturationKarol Herbst2017-08-091-0/+8
* nv50/ir: disable mul+add to mad for precise instructionsKarol Herbst2017-07-211-2/+3
* nv50/ir: fix combineLd/St to update existing records as necessaryIlia Mirkin2017-06-261-0/+8
* nv50/ir: adjust overlapping logic to take fileIndex-relative offsetsIlia Mirkin2017-06-261-1/+5
* nv50/ir: VFETCH is also considered a load for MemoryOptIlia Mirkin2017-06-261-1/+1
* nv50/ir: Properly fold constants in SPLIT operationPierre Moreau2017-06-251-3/+4
* nv50/ir: also do PostRaLoadPropagation for FMAKarol Herbst2017-03-311-0/+1
* gm107/ir: add LIMM form of madKarol Herbst2017-03-311-2/+1
* gk110/ir: add LIMM form of madKarol Herbst2017-03-311-1/+1
* nv50/ir: implement mad post ra folding for nvc0+Karol Herbst2017-03-311-4/+47
* nv50/ir: restructure and rename postraconstantfolding passKarol Herbst2017-03-311-58/+63
* nvc0/ir: also do ConstantFolding for FMAKarol Herbst2017-03-311-0/+1
* nv50/ir: check for origin insn in findOriginForTestWithZeroPierre Moreau2017-03-091-0/+2
* nv50/ir: convert an ATOM.EXCH without a destination into a storeIlia Mirkin2017-02-111-0/+5
* nvc0/ir: add support for all the new int64 tgsi opcodesIlia Mirkin2017-02-091-1/+5
* nv50/ir: Split 64-bit integer MAD/MUL operationsPierre Moreau2017-02-091-0/+116
* nvc0: add support for MUL_ZERO_WINS propertyIlia Mirkin2017-01-231-0/+1
* nv50/ir: optimize shl + andIlia Mirkin2017-01-161-0/+11
* nv50/ir: start LocalCSE with getFirst to merge PHI instructionsKarol Herbst2016-10-251-1/+1
* nv50/ir: it appears that OP_DISCARD can't take a join modifierIlia Mirkin2016-10-221-0/+1
* nv50/ir: constant fold OP_SPLITTobias Klausmann2016-10-141-0/+18
* nvc0/ir: be more careful about preserving modifiers in SHLADD creationIlia Mirkin2016-10-131-7/+5
* nv50/ir: optimize ADD(SHL(a, b), c) to SHLADD(a, b, c)Samuel Pitoiset2016-10-121-0/+87
* nv50/ir: fix wrong check when optimizing MAD to SHLADDSamuel Pitoiset2016-10-071-1/+1
* nv50/ir: optimize sub(a, 0) to aKarol Herbst2016-10-061-0/+3
* nv50/ir: optimize SHLADD(a, b, c) to MOV((a << b) + c)Samuel Pitoiset2016-09-291-0/+3
* nv50/ir: optimize SHLADD(a, b, 0x0) to SHL(a, b)Samuel Pitoiset2016-09-291-0/+8
* nv50/ir: optimize IMAD to SHLADD in presence of power of 2Samuel Pitoiset2016-09-291-0/+7
* nv50/ir: optimize SUB(a, b) to MOV(a - b)Samuel Pitoiset2016-09-181-0/+10
* nv50/ir: allow to swap sources for OP_SUBSamuel Pitoiset2016-07-221-1/+6
* nv50: fix alphatest for non-blendable formatsIlia Mirkin2016-07-161-0/+4
* nvc0/ir: handle a load's reg result not being used for locked variantsIlia Mirkin2016-05-261-2/+8
* Treewide: Remove Elements() macroJan Vesely2016-05-171-1/+1
* nouveau: codegen: combineLd/St do not combine indirect loadsHans de Goede2016-04-251-0/+7
* nv50/ir: do not try to attach JOIN ops to ATOMSamuel Pitoiset2016-04-071-1/+1
* nv50/ir: avoid folding mul + add if the mul has a dnzIlia Mirkin2016-03-131-3/+2
* nv50/ir: we can't do the add to mad conversion when the mul saturatesKarol Herbst2016-02-161-0/+3
* nv50/ir: optimize neg(and(set, 1)) to setKarol Herbst2016-02-161-0/+32
* nv50/ir: get rid of memory stores with nop valuesIlia Mirkin2016-01-301-0/+6
* nv50/ir: fix false global CSE on instructions with multiple defsIlia Mirkin2016-01-301-0/+2
* nv50/ir: add support for BUFFER accessesIlia Mirkin2016-01-291-1/+1
* nv50/ir: optimize mad/fma with third argument 0 to mulKarol Herbst2016-01-281-0/+21
* nv50/ir: run DCE backwardsKarol Herbst2016-01-281-3/+3