aboutsummaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/iris
Commit message (Expand)AuthorAgeFilesLines
* intel/blorp: Plumb the stage through blorp upload_shaderCaio Marcelo de Oliveira Filho2020-03-172-2/+2
* iris: allow compression conditionally for images on gen12Tapani Pälli2020-03-161-0/+18
* iris: determine aux usage during predraw and state setupTapani Pälli2020-03-162-8/+18
* iris: move existing image format fallback as a helper functionTapani Pälli2020-03-163-22/+32
* iris: provide dummy iris_image_view_aux_usageTapani Pälli2020-03-162-0/+13
* intel/compiler: detect if atomic load store operations are usedTapani Pälli2020-03-162-1/+5
* iris: use the images_used mask in resolve passTapani Pälli2020-03-161-3/+3
* iris: Use ISL_AUX_USAGE_STC_CCS for stencil CCSJason Ekstrand2020-03-123-4/+17
* iris: Use ISL_AUX_USAGE_HIZ_CCS_WT to indicate write-through HiZJason Ekstrand2020-03-123-10/+22
* iris: toggle on PIPE_CAP_MIXED_COLOR_DEPTH_BITSTapani Pälli2020-03-121-0/+1
* iris: Move down iris_emit_sbe_swiz in profiles.Mathias Fröhlich2020-03-101-1/+2
* iris: Don't skip fast depth clears if the color changedJason Ekstrand2020-03-061-1/+5
* iris: Enable HiZ and stencil CCS for blorp blit destinationsJason Ekstrand2020-03-051-36/+25
* iris: Enable CCS for copies from HiZ+CCS depth buffersJason Ekstrand2020-03-051-8/+12
* iris: Allow HiZ on blit sourcesJason Ekstrand2020-03-051-1/+1
* intel/gen12+: Disable mid thread preemption.Rafael Antognolli2020-03-031-0/+12
* intel/isl: Implement D16_UNORM workarounds.Rafael Antognolli2020-03-031-2/+18
* intel: fix the gen 12 compute shader scratch IDsPaulo Zanoni2020-03-031-3/+8
* intel: fix the gen 11 compute shader scratch IDsPaulo Zanoni2020-03-031-1/+6
* iris: Wait for the GPU to be idle before invalidating the aux table.Rafael Antognolli2020-03-021-0/+12
* iris: Split aux map initialization from invalidation.Rafael Antognolli2020-03-023-9/+34
* iris: Apply the flushes when switching pipelines.Rafael Antognolli2020-02-261-12/+4
* iris: Use isl_aux_state_transition_write()Nanley Chery2020-02-241-182/+13
* iris: Use ISL's access preparation functionsNanley Chery2020-02-241-256/+34
* iris: Use isl_aux_usage_has_fast_clear()Nanley Chery2020-02-243-5/+5
* iris: Fix import sync-file into syncobjChris Wilson2020-02-241-0/+2
* iris: Set MOCS for constant packets on Gen12+Kenneth Graunke2020-02-211-0/+7
* iris: Fix BLORP vertex buffers to respect ISL MOCS settingsKenneth Graunke2020-02-211-7/+1
* iris: Make mocs an inline helper in iris_resource.hKenneth Graunke2020-02-216-23/+22
* iris: Do not dereference nullptr with pipe_referenceDanylo Piliaiev2020-02-192-2/+4
* intel/bufmgr: Cast bitshift to unsignedDanylo Piliaiev2020-02-191-1/+1
* iris: Trim "../../src/gallium/drivers/iris/" out of debug dump filenamesKenneth Graunke2020-02-151-0/+4
* iris: Dump frame markers with INTEL_DEBUG=submitKenneth Graunke2020-02-152-0/+18
* iris: add support INTEL_blackhole_renderLionel Landwerlin2020-02-134-0/+69
* iris: fix aux buf map failure in 32bits app on AndroidTapani Pälli2020-02-131-8/+9
* iris: handle the failure of converting unsupported yuv formats to islJames Xiong2020-02-062-2/+7
* intel/isl: Move iris's pipe-to-isl format function to isl.Eric Anholt2020-02-051-300/+2
* iris: implement gen12 post sync pipe control workaroundLionel Landwerlin2020-02-051-1/+4
* util: Make helper functions for pack/unpacking pixel rows.Eric Anholt2020-02-041-2/+2
* iris: Plumb deref block size through to 3DSTATE_SFJason Ekstrand2020-01-302-6/+10
* intel/common: Return the block size from get_urb_configJason Ekstrand2020-01-301-1/+1
* iris: Consolodate URB emitJason Ekstrand2020-01-303-36/+15
* intel/blorp: Always emit URB config on Gen7+Jason Ekstrand2020-01-301-17/+3
* intel: Take a gen_l3_config in gen_get_urb_configJason Ekstrand2020-01-301-4/+1
* iris: Use the URB size from the L3$ configJason Ekstrand2020-01-303-5/+2
* iris: Store the L3$ configs in the screenJason Ekstrand2020-01-303-14/+21
* iris: Set SLMEnable based on the L3$ configJason Ekstrand2020-01-301-4/+4
* intel/genxml: Drop SLMEnable from L3CNTLREG on Gen11Jason Ekstrand2020-01-301-1/+1
* anv,iris: Set 3DSTATE_SF::DerefBlockSize to per-poly on Gen12+Jason Ekstrand2020-01-301-0/+4
* iris: Support multiple chained batches.Kenneth Graunke2020-01-292-21/+25
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-12 16:13:11 +0000