index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
about
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
broadcom
/
compiler
/
vir_to_qpu.c
Commit message (
Expand
)
Author
Age
Files
Lines
*
tree-wide: replace MAYBE_UNUSED with ASSERTED
Eric Engestrom
2019-07-31
1
-1
/
+1
*
v3d: the ldtlbu signal reads an implicit uniform
Iago Toral Quiroga
2019-07-12
1
-0
/
+1
*
v3d: Replace the old shader-db env var output with the ARB_debug_output.
Eric Anholt
2019-04-12
1
-18
/
+1
*
v3d: Eliminate the TLB and TLBU files.
Eric Anholt
2019-03-05
1
-12
/
+0
*
v3d: Use ldunif instructions for uniforms.
Eric Anholt
2019-03-05
1
-25
/
+0
*
v3d: Add support for vir-to-qpu of ldunif instructions to a temp.
Eric Anholt
2019-03-05
1
-2
/
+15
*
v3d: Switch implicit uniforms over to being any qinst->uniform != ~0.
Eric Anholt
2019-03-05
1
-6
/
+2
*
v3d: Add a helper function for getting a nop register.
Eric Anholt
2019-02-18
1
-1
/
+1
*
v3d: Add a note for a potential performance win on multop/umul24.
Eric Anholt
2018-12-30
1
-0
/
+4
*
v3d: Fix uniform pretty printing assertion failure with branches.
Eric Anholt
2018-12-29
1
-0
/
+3
*
v3d: Do uniform pretty-printing in the QPU dump.
Eric Anholt
2018-12-14
1
-1
/
+47
*
v3d: Fix a leak of the disassembled instruction string during debug dumps.
Eric Anholt
2018-12-07
1
-0
/
+1
*
v3d: Implement a small immediates optimization, based on VC4's.
Eric Anholt
2018-07-23
1
-9
/
+7
*
v3d: Disable shader-db cycle estimates until we sort out TMU estimates.
Eric Anholt
2018-07-16
1
-1
/
+4
*
broadcom/vc5: On QPU pack error, dump the instruction and return cleanly.
Eric Anholt
2018-03-19
1
-1
/
+7
*
broadcom/vc5: Remove no-op MOVs after register allocation.
Eric Anholt
2018-02-05
1
-1
/
+60
*
broadcom/vc5: Add missing shader-db instruction counting.
Eric Anholt
2018-02-05
1
-0
/
+7
*
broadcom/vc5: Add support for loading varyings in V3D 4.1.
Eric Anholt
2018-01-12
1
-7
/
+0
*
broadcom/vc5: Use THRSW to enable multi-threaded shaders.
Eric Anholt
2018-01-12
1
-3
/
+1
*
broadcom/vc5: Properly schedule the thread-end THRSW.
Eric Anholt
2018-01-12
1
-6
/
+0
*
broadcom/vc5: Add support for V3Dv4 signal bits.
Eric Anholt
2018-01-12
1
-1
/
+8
*
nir: Get rid of nir_shader::stage
Jason Ekstrand
2017-10-20
1
-1
/
+1
*
broadcom: Add VC5 NIR compiler.
Eric Anholt
2017-10-10
1
-0
/
+359