aboutsummaryrefslogtreecommitdiffstats
path: root/src/amd
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: enable displayable DCC on RavensMarek Olšák2019-04-042-0/+12
* radeonsi: add support for displayable DCC for multi-RB chipsMarek Olšák2019-04-044-10/+134
* radeonsi: add support for displayable DCC for 1 RB chipsMarek Olšák2019-04-044-3/+29
* amd/addrlib: fix uninitialized values for Addr2ComputeDccAddrFromCoordMarek Olšák2019-04-041-0/+2
* radv: partially enable VK_KHR_shader_float16_int8Samuel Pitoiset2019-04-013-0/+10
* ac: add 8-bit and 64-bit support to ac_build_bitfield_reverse()Samuel Pitoiset2019-04-011-0/+14
* ac: add 8-bit support to ac_build_umsb()Samuel Pitoiset2019-04-011-1/+7
* ac: add 8-bit support to ac_find_lsb()Samuel Pitoiset2019-04-011-1/+6
* ac: add 8-bit support to ac_build_bit_count()Samuel Pitoiset2019-04-011-0/+7
* ac/nir: add support for nir_op_b2i8Samuel Pitoiset2019-04-011-0/+3
* radv: lower 16-bit flrpRhys Perry2019-04-011-0/+1
* ac: fix ac_build_umsb() for 16-bit integer typeSamuel Pitoiset2019-04-011-1/+6
* ac: fix ac_find_lsb() for 16-bit integer typeSamuel Pitoiset2019-04-011-0/+2
* ac: fix ac_build_bitfield_reverse() for 16-bit integer typeSamuel Pitoiset2019-04-011-0/+2
* ac: fix ac_build_bit_count() for 16-bit integer typeSamuel Pitoiset2019-04-011-0/+2
* ac/nir: fix nir_op_b2i16Samuel Pitoiset2019-04-011-3/+9
* Revert "ac/nir: use new LLVM 8 intrinsics for SSBO atomic operations"Timothy Arceri2019-03-291-42/+24
* ac: fix return type for llvm.amdgcn.frexp.exp.i32.64Samuel Pitoiset2019-03-291-1/+1
* radv: do not always initialize HTILE in compressed stateSamuel Pitoiset2019-03-291-2/+8
* radv: skip updating depth/color metadata for conditional renderingSamuel Pitoiset2019-03-281-3/+3
* radv: enable VK_AMD_gpu_shader_int16Samuel Pitoiset2019-03-281-0/+1
* radv: do not lower frexp_exp and frexp_sigSamuel Pitoiset2019-03-281-1/+0
* ac: add ac_build_frex_exp() helper ans 16-bit/32-bit supportSamuel Pitoiset2019-03-283-3/+33
* ac: add ac_build_frexp_mant() helper and 16-bit/32-bit supportSamuel Pitoiset2019-03-283-2/+31
* Revert "anv/radv: release memory allocated by glsl types during spirv_to_nir"Jason Ekstrand2019-03-271-2/+0
* ac: use llvm.amdgcn.fmed3 intrinsic for nir_op_fmed3Samuel Pitoiset2019-03-273-8/+36
* amd/surface: provide firstMipIdInTail for metadata surface calculationsNicolai Hähnle2019-03-261-0/+2
* ac/nir: Return frag_coord as integer.Bas Nieuwenhuizen2019-03-261-1/+2
* radv: write availability status vkGetQueryPoolResults() when the data is not ...Samuel Iglesias Gonsálvez2019-03-251-15/+4
* radv: don't overwrite results in VkGetQueryPoolResults() when queries are not...Samuel Iglesias Gonsálvez2019-03-251-16/+32
* spirv,nir: lower frexp_exp/frexp_sig inside a new NIR passSamuel Pitoiset2019-03-221-0/+1
* ac/nir: implement 16-bit pack/unpack opcodesRhys Perry2019-03-221-0/+24
* radv: Fix driverUUIDJózef Kucia2019-03-221-1/+1
* ac: fix incorrect argument type for tbuffer.{load,store} with LLVM 7Samuel Pitoiset2019-03-211-4/+4
* ac: fix 16-bit shiftsSamuel Pitoiset2019-03-211-12/+21
* ac: add 16-bit support to fractSamuel Pitoiset2019-03-211-1/+4
* ac: add 16-bit support fo fsignSamuel Pitoiset2019-03-211-1/+5
* ac: add f16_0 and f16_1 constantsSamuel Pitoiset2019-03-212-0/+4
* radv: add missing initializations since VK_EXT_pipeline_creation_feedbackSamuel Pitoiset2019-03-211-2/+2
* radv: enable VK_KHR_8bit_storageRhys Perry2019-03-213-0/+11
* ac/nir: implement 8-bit conversionsRhys Perry2019-03-211-0/+4
* ac/nir: add 8-bit types to glsl_base_to_llvm_typeRhys Perry2019-03-211-0/+3
* ac/nir: implement 8-bit ssbo storesRhys Perry2019-03-211-2/+7
* ac: add ac_build_tbuffer_store_byte() helperSamuel Pitoiset2019-03-212-0/+28
* ac/nir: implement 8-bit push constant, ssbo and ubo loadsRhys Perry2019-03-211-10/+55
* ac: add ac_build_tbuffer_load_byte() helperSamuel Pitoiset2019-03-212-0/+26
* ac: add various int8 definitionsSamuel Pitoiset2019-03-212-2/+10
* anv/radv: release memory allocated by glsl types during spirv_to_nirTapani Pälli2019-03-211-0/+2
* anv,radv,turnip: Lower TG4 offsets with nir_lower_texJason Ekstrand2019-03-211-0/+1
* radv: Implement VK_EXT_pipeline_creation_feedback.Bas Nieuwenhuizen2019-03-205-9/+107
generated by cgit v1.2.3 (git 2.39.1) at 2024-11-30 01:34:51 +0000