aboutsummaryrefslogtreecommitdiffstats
path: root/src/amd/vulkan
Commit message (Expand)AuthorAgeFilesLines
* Revert "radv: Emit cache flushes before CP DMA."Bas Nieuwenhuizen2017-03-161-3/+0
* radv: do not open random render node(s)Emil Velikov2017-03-151-12/+36
* radv/winsys: use drmGetDevice2 APIEmil Velikov2017-03-151-2/+2
* util/sha1: rework _mesa_sha1_{init,final}Emil Velikov2017-03-152-15/+15
* radv: Remove unused descriptor set field.Bas Nieuwenhuizen2017-03-151-1/+0
* radv: trivial tidy upsTimothy Arceri2017-03-152-5/+2
* radv: Set driver version to mesa version;Bas Nieuwenhuizen2017-03-151-1/+23
* radv: Increase api version to 1.0.42.Bas Nieuwenhuizen2017-03-151-1/+1
* radv: Flush before copying with PKT3_WRITE_DATA in CmdUpdateBufferAlex Smith2017-03-141-0/+2
* radv: Emit cache flushes before CP DMA.Bas Nieuwenhuizen2017-03-141-0/+3
* nir: Rework conversion opcodesJason Ekstrand2017-03-141-3/+3
* radv: Reinitialise loaderMagic when allocating a cached command bufferAlex Smith2017-03-131-0/+1
* vulkan/wsi: Generate wayland protocol headers separately from EGLJason Ekstrand2017-03-131-3/+0
* radv/wsi: Don't include wayland headersEmil Velikov2017-03-131-3/+0
* radv: Store shaders in VRAM.Bas Nieuwenhuizen2017-03-132-2/+2
* radv: disabled scaled formats for transfers.Dave Airlie2017-03-131-7/+10
* amd: remove shebang from python scriptsEmil Velikov2017-03-102-2/+0
* amd: remove execute bit from python scriptsEmil Velikov2017-03-102-0/+0
* radv: Don't flush the CB before doing a fast clear eliminate.Bas Nieuwenhuizen2017-03-091-2/+0
* radv: Don't emit cache flushes on subpass switch.Bas Nieuwenhuizen2017-03-093-6/+0
* radv: Only flush for the needed stages, and before the flushes.Bas Nieuwenhuizen2017-03-091-6/+1
* radv: Don't invalidate CB/DB for images that aren't modified outside CB/DB.Bas Nieuwenhuizen2017-03-091-9/+19
* radv: Flush more caches after writes.Bas Nieuwenhuizen2017-03-091-3/+9
* radv: Don't flush for fixed-function reading.Bas Nieuwenhuizen2017-03-091-1/+0
* radv: Invalidate the correct caches for CB/DB dst barriers.Bas Nieuwenhuizen2017-03-091-5/+11
* radv: Determine cache flushes per object.Bas Nieuwenhuizen2017-03-091-17/+19
* radv/ac: fixup texture coord to have right number of channels.Dave Airlie2017-03-092-4/+4
* radv: remove duplicate initialization of alphaToOne featureDamien Grassart2017-03-081-1/+0
* radv: disable mip point pre clamping.Dave Airlie2017-03-081-1/+1
* radv: fix the size of the dynamic_buffers arrayFredrik Höglund2017-03-071-1/+1
* radv: fix the dynamic buffer index in vkCmdBindDescriptorSetsFredrik Höglund2017-03-071-1/+1
* radv: Use the subresource range in HTILE initialization.Bas Nieuwenhuizen2017-03-072-7/+12
* radv: Use winsys HTILE info.Bas Nieuwenhuizen2017-03-076-87/+18
* radv/amdgpu: Let addrlib calculate the HTILE parameters.Bas Nieuwenhuizen2017-03-072-0/+31
* radv: handle z offset for 3d image <-> buffer copies.Dave Airlie2017-03-071-0/+4
* radv: move fast clear before resolve into own loop.Dave Airlie2017-03-071-8/+15
* radv: Disable HTILE for textures with multiple layers/levels.Bas Nieuwenhuizen2017-03-061-0/+3
* radv: Properly handle destroying NULL devices and instancesDave Airlie2017-03-071-0/+6
* radv: Emit pending flushes before executing a secondary command bufferAlex Smith2017-03-061-0/+3
* radv: Use the new L2 writeback flag.Bas Nieuwenhuizen2017-03-062-6/+6
* radv: Add L2 writeback.Bas Nieuwenhuizen2017-03-062-34/+54
* radv: drop Z24 support.Dave Airlie2017-03-051-3/+0
* radv: use VK_NULL_HANDLE for handlesGrazvydas Ignotas2017-03-062-5/+5
* radv: check for upload alloc failureGrazvydas Ignotas2017-03-061-3/+4
* radv: don't use uninitialized value on failureGrazvydas Ignotas2017-03-061-1/+1
* radv: avoid casting warnings on 32bitGrazvydas Ignotas2017-03-062-3/+5
* radv/amdgpu: Add some debug flags.Bas Nieuwenhuizen2017-03-066-16/+52
* radv: Cache command buffers in command pool.Bas Nieuwenhuizen2017-03-062-48/+84
* radv: Merge fast clear flushes.Bas Nieuwenhuizen2017-03-051-13/+35
* radv: use enum_to_str util functions.Emil Velikov2017-03-042-34/+5