aboutsummaryrefslogtreecommitdiffstats
path: root/src/amd/vulkan/si_cmd_buffer.c
Commit message (Expand)AuthorAgeFilesLines
* radv: emit a dummy ZPASS_DONE to prevent GPU hangs on GFX9Samuel Pitoiset2018-07-121-5/+21
* radv: make sure to wait for CP DMA when neededSamuel Pitoiset2018-07-111-4/+32
* radv: remove unused 'predicated' parameter from some functionsSamuel Pitoiset2018-06-271-16/+12
* radv: emit PIPELINESTAT_{START,STOP} events for pipeline stats queriesSamuel Pitoiset2018-06-261-0/+10
* radv: set EVENT_WRITE_EOP.INT_SEL = wait for write confirmationSamuel Pitoiset2018-06-211-3/+9
* radv: use EOP_DATA_SEL_* instead of magic numbersSamuel Pitoiset2018-06-211-2/+5
* radv: remove unnecessary code around CACHE_FLUSH_AND_INV_TS_EVENTSamuel Pitoiset2018-06-201-18/+1
* amd,radeonsi: rename radeon_winsys_cs -> radeon_cmdbufMarek Olšák2018-06-191-13/+13
* ac/radv/radeonsi: refactor harvest config register getters.Dave Airlie2018-04-241-101/+7
* radv: only set raster_config_1 outside the index registers.Dave Airlie2018-04-241-15/+16
* ac/radv/radeonsi: refactor raster_config default values getters.Dave Airlie2018-04-241-82/+3
* radv: Add Vega M support.Bas Nieuwenhuizen2018-04-191-0/+4
* radv: fix scissor computation when using half-pixel viewport offsetSamuel Pitoiset2018-04-171-4/+4
* radv: enable the Polaris small primitive filter controlSamuel Pitoiset2018-04-061-0/+15
* radv: add support for Vega12Samuel Pitoiset2018-03-281-0/+1
* radv: remove predication on cache flushesMatthew Nicholls2018-01-311-14/+12
* radv: Split out the ia_multi_vgt_param precomputation.Bas Nieuwenhuizen2018-01-301-6/+6
* radv: make the indirect GFX config BO read-only for the GPUSamuel Pitoiset2018-01-081-1/+2
* radv: Use correct flush bits for flushing L2 during CB/DB flushes.Bas Nieuwenhuizen2018-01-041-13/+16
* radv: Allow writing 0 scissors.Bas Nieuwenhuizen2018-01-041-1/+2
* radv: Implement binning on GFX9.Bas Nieuwenhuizen2017-12-311-6/+0
* radv/gfx9: use a bigger hammer to flush cb/db caches.Dave Airlie2017-12-291-1/+8
* amd/common: sid.h cleanupsNicolai Hähnle2017-11-281-6/+8
* radv: optimize calling radv_cmd_buffer_trace_emit()Samuel Pitoiset2017-11-131-2/+5
* radv: add support for local bos. (v3)Dave Airlie2017-10-261-1/+2
* radv: don't skip PS/VS partial flushAndres Rodriguez2017-10-211-8/+6
* radv: hardcode shader WAVE_LIMIT to the maximum valueAndres Rodriguez2017-10-211-9/+18
* radv: move DB_COUNT_CONTROL initialization to si_emit_config()Samuel Pitoiset2017-10-201-0/+5
* radv: fix CLEAR_STATE packet length.Dave Airlie2017-10-191-1/+1
* radv: use CLEAR_STATE for initializing some registersSamuel Pitoiset2017-10-121-41/+58
* radv: do not set registers for merged ES-GS on GFX9Samuel Pitoiset2017-10-121-2/+5
* radv: move the raster config emission in si_set_raster_config()Samuel Pitoiset2017-10-121-53/+60
* radeonsi: shrink r600d_common.h and stop using itMarek Olšák2017-10-091-14/+14
* radv: emit PA_SU_POINT_{SIZE,MINMAX} in si_emit_config()Samuel Pitoiset2017-10-091-0/+15
* radv: Don't use a virtual function for getting the buffer virtual address.Bas Nieuwenhuizen2017-09-201-2/+2
* radv: work out a base ia_multi_vgt_param.Dave Airlie2017-09-111-10/+5
* radv: calculate non-draw related ia_multi_vgt_param bits in pipelineDave Airlie2017-09-111-60/+4
* radv: move calculating primgroup_size to pipeline.Dave Airlie2017-09-111-9/+3
* radv: only calculate num_prims when required.Dave Airlie2017-09-111-4/+10
* radv: realign vgt flush on hawaii workaround with radeonsi.Dave Airlie2017-09-111-6/+12
* radv: move shaders related code to radv_shader.cSamuel Pitoiset2017-09-081-0/+1
* radv: fix predication on gfx9Dave Airlie2017-08-251-1/+3
* radv/gfx9: fix set predication packet.Dave Airlie2017-08-161-9/+12
* radv: predicate cmask eliminate when using DCC.Dave Airlie2017-07-171-1/+2
* radv: add support for cmd predication.Dave Airlie2017-07-061-23/+45
* radv: handle primitive id input into fragment shader with no geom shaderDave Airlie2017-06-261-0/+3
* radv: set prim_id for geometry shadersDave Airlie2017-06-261-0/+5
* radv: assert on CP_DMA_USE_L2 for SIGrazvydas Ignotas2017-06-111-0/+1
* radv: move chip_class extraction down further.Dave Airlie2017-06-071-1/+2
* radv/gfx9: use correct register setting for uconfig regsDave Airlie2017-06-071-4/+4
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-02 15:36:43 +0000