summaryrefslogtreecommitdiffstats
path: root/src/amd/vulkan/radv_pipeline.c
Commit message (Expand)AuthorAgeFilesLines
* radv: Fix buildKenneth Graunke2018-07-261-1/+1
* radv: fix a memleak for merged shaders on GFX9Samuel Pitoiset2018-07-231-1/+1
* radv: Select correct entries for binning.Bas Nieuwenhuizen2018-07-191-2/+2
* radv: Fix number of samples used for binning.Bas Nieuwenhuizen2018-07-191-1/+1
* nir: convert lower_io_arrays_to_elements to deref instructionsRob Clark2018-06-221-2/+0
* nir: convert lower_io_to_scalar to deref instructionsRob Clark2018-06-221-2/+2
* move lower_deref_instrsRob Clark2018-06-221-0/+2
* radv: do not use an user SGPR for the sample position offsetSamuel Pitoiset2018-06-201-29/+0
* radv: don't store the number of samples as log2Samuel Pitoiset2018-06-201-2/+2
* amd,radeonsi: rename radeon_winsys_cs -> radeon_cmdbufMarek Olšák2018-06-191-16/+16
* radv: fix bitwise checkEric Engestrom2018-06-181-1/+1
* radv: remove multisample bit from shader key.Dave Airlie2018-06-151-2/+0
* radv: Fix output for sparse MRTs.Bas Nieuwenhuizen2018-06-141-9/+10
* radv: fix a GPU hang when MRTs are sparseSamuel Pitoiset2018-06-041-0/+10
* radv: Don't pass a TESS_EVAL shader when tesselation is not enabled.Bas Nieuwenhuizen2018-06-041-0/+2
* radv: Consolidate GFX9 merged shader lookup logicAlex Smith2018-06-011-18/+20
* radv: Set active_stages the same whether or not shaders were cachedAlex Smith2018-06-011-5/+2
* radv: Add option to print errors even in optimized builds.Bas Nieuwenhuizen2018-05-311-3/+3
* radv: Fix up 2_10_10_10 alpha sign.Bas Nieuwenhuizen2018-05-141-3/+27
* radv: Translate logic ops.Bas Nieuwenhuizen2018-05-141-2/+43
* radv: remove useless check in radv_create_shaders()Samuel Pitoiset2018-05-141-1/+1
* radv: allow to dump the GS copy shader with RADV_DEBUG="shaders"Samuel Pitoiset2018-05-141-1/+1
* radv: add initial support for VK_PIPELINE_CREATE_DISABLE_OPTIMIZATION_BITTimothy Arceri2018-05-131-9/+17
* radv/gfx9: don't use gs_table_depth on gfx9.Dave Airlie2018-04-241-2/+3
* radv: Add Vega M support.Bas Nieuwenhuizen2018-04-191-1/+2
* mesa: include mtypes.h lessMarek Olšák2018-04-121-0/+1
* radv: Implement VK_EXT_vertex_attribute_divisor.Bas Nieuwenhuizen2018-04-121-4/+22
* radv: Enable RB+ where possible.Bas Nieuwenhuizen2018-04-111-6/+7
* radv: implement out-of-order rasterization when it's safe on VI+Samuel Pitoiset2018-04-041-2/+238
* radv: change blend_enable field to use four bits per CBSamuel Pitoiset2018-04-041-3/+5
* radv: scan which color blend attachments are enabledSamuel Pitoiset2018-04-041-0/+2
* radv: put more fields in radv_blend_stateSamuel Pitoiset2018-04-041-20/+17
* radv: do not always disable dual quad mode when chip has RbPlusSamuel Pitoiset2018-04-041-3/+17
* radv: don't use the SPI barrier management bug workaroundSamuel Pitoiset2018-04-041-0/+5
* radv: mask out high VM address bits in registers where neededSamuel Pitoiset2018-04-041-9/+9
* radv: add support for Vega12Samuel Pitoiset2018-03-281-0/+1
* radv: add support for VK_EXT_depth_range_unrestrictedSamuel Pitoiset2018-03-201-0/+22
* radv: handle exporting view index to fragment shader. (v1.1)Dave Airlie2018-03-191-0/+4
* radv: drop geometry stride user sgpr.Dave Airlie2018-03-161-9/+0
* radv: get rid of geometry user sgpr for num entries.Dave Airlie2018-03-161-8/+1
* radv: migrate lds size calculations to shader gen.Dave Airlie2018-03-161-25/+4
* radv: drop scanning the tess shader in the nir code.Dave Airlie2018-03-161-4/+3
* radv: use num_patches output from tcs shader.Dave Airlie2018-03-161-28/+2
* radv/tess: remove last chunk of tess sgprsDave Airlie2018-03-161-16/+2
* radv: pass num_patches to tes from tcsDave Airlie2018-03-161-0/+4
* radv: drop tess offchip layout for tcs.Dave Airlie2018-03-161-9/+0
* radv: drop tcs_out_offsetsDave Airlie2018-03-161-8/+2
* radv: drop tcs_out_layoutDave Airlie2018-03-161-6/+2
* radv/tess: drop tcs_in_layout setting completely.Dave Airlie2018-03-161-6/+6
* radv: drop ls_out_layout const.Dave Airlie2018-03-161-10/+0
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-15 10:42:08 +0000