aboutsummaryrefslogtreecommitdiffstats
path: root/src/amd/llvm
Commit message (Expand)AuthorAgeFilesLines
* ac/nir: add support for bias/lod with texture gatherSamuel Pitoiset2020-05-251-3/+3
* ac/nir: implement nir_intrinsic_shader_clock with device scopeSamuel Pitoiset2020-05-243-4/+7
* ac/nir: fix shader clock with subgroup scopeSamuel Pitoiset2020-05-241-3/+1
* Revert "ac,radeonsi: fix compilations issues with LLVM 11"Michel Dänzer2020-05-193-17/+13
* ac/nir: honor ACCESS_STREAM_CACHE_POLICY for L1 and L0 caches tooMarek Olšák2020-05-151-1/+1
* ac/llvm: add support for texturing with clamped LODSamuel Pitoiset2020-05-143-1/+12
* ac/nir: export some undef as zeroPierre-Eric Pelloux-Prayer2020-05-052-6/+36
* radeonsi: add workaround for issue 2647Pierre-Eric Pelloux-Prayer2020-05-052-3/+26
* Revert "ac: reassociate FP expressions for inexact instructions for radeonsi"Marek Olšák2020-05-041-9/+0
* radeonsi: fix export countPierre-Eric Pelloux-Prayer2020-05-041-9/+7
* ac/llvm: fix nir_texop_texture_samples with NULL descriptorsSamuel Pitoiset2020-04-291-1/+22
* ac,radeonsi: fix compilations issues with LLVM 11Samuel Pitoiset2020-04-273-13/+17
* ac: reassociate FP expressions for inexact instructions for radeonsiMarek Olšák2020-04-271-0/+9
* ac: generate FMA for inexact instructions for radeonsiMarek Olšák2020-04-273-0/+40
* ac: update and document fast math flags used by radeonsiMarek Olšák2020-04-272-3/+13
* ac: force enable -structurizecfg-skip-uniform-regions for LLVM 11Marek Olšák2020-04-271-0/+4
* ac,radeonsi: simplify checking for Navi1x chipsMarek Olšák2020-04-241-4/+1
* radeonsi: skip vs output optimizations for some outputsPierre-Eric Pelloux-Prayer2020-04-202-0/+5
* radv: enable lowering of GS intrinsics for the LLVM backendSamuel Pitoiset2020-04-082-0/+14
* ac/nir: split 16-bit SSBO stores on GFX6Samuel Pitoiset2020-04-031-4/+5
* ac/nir: split 16-bit load/store to global memory on GFX6Samuel Pitoiset2020-04-031-4/+2
* ac/nir: split 8-bit SSBO stores on GFX6Samuel Pitoiset2020-04-031-0/+9
* ac/nir: split 8-bit load/store to global memory on GFX6Samuel Pitoiset2020-04-031-9/+22
* meson: inline `inc_common`Eric Engestrom2020-03-281-1/+1
* ac/nir: use llvm.amdgcn.rcp in ac_build_fdiv()Samuel Pitoiset2020-03-272-20/+12
* ac/nir: use llvm.amdgcn.rsq for nir_op_frsqSamuel Pitoiset2020-03-271-3/+2
* ac/nir: use llvm.amdgcn.rcp for nir_op_frcpSamuel Pitoiset2020-03-271-2/+2
* ac: fix ac_build_is_helper_invocation when postponed_kill is nullPierre-Eric Pelloux-Prayer2020-03-251-0/+3
* radv/llvm: fix subgroup shuffle for chips without bpermuteSamuel Pitoiset2020-03-231-2/+27
* ac: fix fast divisionMarek Olšák2020-03-211-5/+4
* amd/llvm: Fix divergent descriptor regressions with radeonsi.Bas Nieuwenhuizen2020-03-171-11/+13
* ac: don't set old denormals flags with LLVM >= 11Marek Olšák2020-03-171-1/+2
* ac: set new LLVM denormal flagsMarek Olšák2020-03-171-0/+9
* amd/llvm: Fix divergent descriptor indexing. (v3)Bas Nieuwenhuizen2020-03-121-98/+314
* ac/llvm: add missing optimization barrier for 64-bit readlanesSamuel Pitoiset2020-03-121-27/+40
* ac: add a bug workaround for the 100% NGG culling caseMarek Olšák2020-03-091-0/+33
* amd: join emit_kill() from radv and radeonsi in ac_nir_to_llvmDaniel Schürmann2020-03-092-3/+1
* amd/llvm: implement nir_intrinsic_demote(_if) and nir_intrinsic_is_helper_inv...Daniel Schürmann2020-03-093-11/+132
* radeonsi: remove AMD_DEBUG=sisched optionPierre-Eric Pelloux-Prayer2020-03-062-11/+9
* ac/llvm: flush denorms for nir_op_fmed3 on GFX8 and older gensSamuel Pitoiset2020-02-271-0/+5
* ac/llvm: fix 16-bit fmed3 on GFX8 and older gensSamuel Pitoiset2020-02-271-2/+4
* ac/llvm: fix 64-bit fmed3Samuel Pitoiset2020-02-271-17/+31
* ac/llvm: implement VK_AMD_shader_explicit_vertex_parameterSamuel Pitoiset2020-01-291-20/+49
* ac/llvm: fix missing casts in ac_build_readlane()Samuel Pitoiset2020-01-241-6/+9
* ac/nir: add support for nir_texop_fragment_{mask}_fetchSamuel Pitoiset2020-01-231-3/+35
* ac: add helper ac_build_triangle_strip_indices_to_triangleMarek Olšák2020-01-202-0/+39
* ac: add ac_build_readlane without optimization barrierMarek Olšák2020-01-202-4/+17
* ac: add prefix bitcount functionsMarek Olšák2020-01-202-0/+64
* ac/cull: don't read Position.Z if it's not needed for cullingMarek Olšák2020-01-151-1/+1
* nir/lower_atomics_to_ssbo: Also lower barriersJason Ekstrand2020-01-131-2/+0
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 09:19:38 +0000