aboutsummaryrefslogtreecommitdiffstats
path: root/src/amd/common
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: add support for Vega20Marek Olšák2018-07-124-1/+9
* python: Use the print functionMathieu Bridon2018-07-061-19/+20
* python: Stabilize some script outputsMathieu Bridon2018-07-051-1/+1
* ac: fold LLVMContext creation into ac_llvm_context_initMarek Olšák2018-07-042-4/+4
* ac: add reusable helpers for direct LLVM compilationMarek Olšák2018-07-043-4/+76
* ac: make some fns staticDave Airlie2018-07-042-13/+6
* ac/radv: move llvm compiler info to struct and init in one placeDave Airlie2018-07-042-4/+8
* ac/radeonsi: port compiler init/destroy out of radeonsi.Dave Airlie2018-07-042-0/+49
* radv/radeonsi: add a check ir tm optionsDave Airlie2018-07-041-0/+1
* radeonsi: rename si_compiler -> ac_llvm_compilerDave Airlie2018-07-041-0/+7
* ac: add target library info helpersDave Airlie2018-07-042-0/+15
* radv: port to use common passmgr code.Dave Airlie2018-07-041-2/+3
* ac/radeonsi: refactor out pass manager init to common code.Dave Airlie2018-07-042-0/+32
* ac/radv: split the non-common init_once code from the common target code. (v2)Dave Airlie2018-07-042-2/+7
* ac: move all LLVM module initialization into ac_create_moduleMarek Olšák2018-07-022-0/+11
* ac: set +auto-waitcnt-before-barrier when neededMarek Olšák2018-06-281-2/+4
* radeonsi: move CMASK size computation into ac_surfaceMarek Olšák2018-06-252-0/+66
* ac/surface: move cmask_size/alignment into radeon_surfMarek Olšák2018-06-252-11/+11
* ac/nir: Remove deref chain support.Bas Nieuwenhuizen2018-06-221-354/+50
* ac/nir: Add deref interp support.Bas Nieuwenhuizen2018-06-221-6/+27
* ac/nir: Add shared atomic deref instr support.Bas Nieuwenhuizen2018-06-221-1/+25
* ac/nir: Add deref based var loads/stores.Bas Nieuwenhuizen2018-06-221-47/+160
* ac/nir: Add deref support to image intrinsics.Bas Nieuwenhuizen2018-06-221-34/+98
* ac/nir: Implement derefs for integer gather4 lowering.Bas Nieuwenhuizen2018-06-221-3/+22
* ac/nir: Support deref instructions in tex instructions.Bas Nieuwenhuizen2018-06-221-8/+31
* ac/nir: Support deref instructions in get_sampler_desc.Bas Nieuwenhuizen2018-06-221-15/+43
* ac/nir: Implement the deref instr for shared memory.Bas Nieuwenhuizen2018-06-221-0/+31
* ac/surface: disallow rotated micro tile modeMarek Olšák2018-06-211-2/+19
* ac/gpu_info: add radeon_info::num_tcc_blocksMarek Olšák2018-06-192-0/+11
* ac/surface: Set compressZ for stencil-only surfaces.Bas Nieuwenhuizen2018-06-191-1/+1
* ac: Clear meminfo to avoid valgrind warning.Bas Nieuwenhuizen2018-06-161-1/+1
* ac: handle undefined EQAA samples in ac_apply_fmask_to_sampleMarek Olšák2018-06-131-2/+4
* ac/gpu_info: report real total memory sizesMarek Olšák2018-06-131-28/+54
* ac: fix possible truncation of intrinsic nameTimothy Arceri2018-06-081-1/+1
* amd/common: Fix number of coords for getlod.Bas Nieuwenhuizen2018-06-071-3/+18
* amd/common: use the dimension-aware image intrinsics on LLVM 7+Nicolai Hähnle2018-06-041-24/+165
* radeonsi: remove some old gfx 9.x registersMarek Olšák2018-05-241-48/+0
* ac/surface/gfx6: don't overallocate mipmapped HTILEMarek Olšák2018-05-241-2/+11
* ac: Use DPP for build_ddxy where possible.Bas Nieuwenhuizen2018-05-231-1/+15
* ac/surface/gfx6: Don't force a tile index for fmask.Bas Nieuwenhuizen2018-05-231-1/+1
* ac/surface: Only align linear power of two fmt textures.Bas Nieuwenhuizen2018-05-201-2/+2
* amd: remove support for LLVM 4.0Marek Olšák2018-05-172-191/+103
* ac/llvm: use amdgcn.tbuffer.store instead of SI.tbuffer.store intrinsicDave Airlie2018-05-171-32/+60
* radv: Add support for IMG_DATA_FORMAT_32_32_32.Bas Nieuwenhuizen2018-05-141-0/+4
* radv: Translate logic ops.Bas Nieuwenhuizen2018-05-141-28/+16
* ac/gpu_info: add has_read_registers_queryMarek Olšák2018-05-102-0/+3
* ac/gpu_info: add has_2d_tilingMarek Olšák2018-05-102-0/+3
* ac/gpu_info: add has_sparse_vm_mappingsMarek Olšák2018-05-102-0/+9
* ac/gpu_info: add has_unaligned_shader_loadsMarek Olšák2018-05-102-0/+4
* ac/gpu_info: add has_indirect_compute_dispatchMarek Olšák2018-05-102-0/+3