aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/tools/tests/gen9/mad.expected
diff options
context:
space:
mode:
authorSagar Ghuge <[email protected]>2019-03-22 19:13:54 -0700
committerMatt Turner <[email protected]>2019-05-07 14:33:48 -0700
commit4e828bb48abf12d43c2b4a373b4b2125c90ea152 (patch)
tree71d021ec2939a0d9dcdb78a35ff3419ecfb8f78c /src/intel/tools/tests/gen9/mad.expected
parent1fb5ce0a11ccb8a0f8d41d0499f8a16b1dfef379 (diff)
intel/tools: Add unit tests for assembler
v1: Pass executable object from meson to test(Dylan Baker) v2: Ignore generated output files from git status(Matt Turner) Signed-off-by: Sagar Ghuge <[email protected]> Reviewed-by: Matt Turner <[email protected]> Reviewed-by: Dylan Baker <[email protected]>
Diffstat (limited to 'src/intel/tools/tests/gen9/mad.expected')
-rw-r--r--src/intel/tools/tests/gen9/mad.expected43
1 files changed, 43 insertions, 0 deletions
diff --git a/src/intel/tools/tests/gen9/mad.expected b/src/intel/tools/tests/gen9/mad.expected
new file mode 100644
index 00000000000..76df668b448
--- /dev/null
+++ b/src/intel/tools/tests/gen9/mad.expected
@@ -0,0 +1,43 @@
+5b 01 60 00 00 00 1e 1a c8 61 21 00 05 20 47 01
+5b 01 80 00 00 00 1e 0e c8 c1 00 39 08 20 07 01
+5b 01 60 00 00 d8 1e 40 c8 e1 03 39 50 20 07 17
+5b 01 60 00 40 d8 1e 50 c8 21 03 39 30 20 07 14
+5b 11 60 00 00 d8 1e 1b c8 01 03 39 d4 20 47 06
+5b 01 60 00 40 00 1e 0d 01 e0 00 39 16 20 87 01
+5b 01 80 00 40 00 1e 1d 01 10 02 39 32 20 c7 03
+5b 01 60 00 00 dc 1e 1d c8 71 01 39 36 20 47 06
+5b 01 60 06 00 00 1e 05 c8 31 20 80 08 20 07 10
+5b 01 80 06 00 00 1e 07 c8 41 20 80 0c 20 07 04
+5b 01 60 00 00 04 1e 20 c8 f1 21 c0 04 20 c7 03
+5b 01 80 00 00 04 1e 38 c8 61 23 c0 04 20 47 01
+5b 01 60 80 00 00 1e 0c 01 42 20 00 08 20 07 02
+5b 01 80 80 00 00 1e 12 01 62 20 00 0c 20 87 02
+5b 01 60 00 00 01 1e 56 01 8c 25 c0 b1 20 47 13
+5b 11 60 00 00 dc 1e 55 c8 c1 01 39 a6 20 47 14
+5b 01 60 00 40 02 1e 0b 01 20 00 39 14 04 70 01
+5b 01 60 00 00 02 1e 0f 01 22 00 39 16 04 70 01
+5b 01 60 05 00 00 1e 02 c8 61 21 c0 0b 04 98 01
+5b 11 60 00 40 d8 1e 4f c8 71 02 39 2a 20 c7 13
+5b 01 60 00 40 04 1e 75 c8 41 27 00 12 20 47 1c
+5b 01 60 04 00 04 1e 0d 01 c0 01 39 12 04 a0 00
+5b 01 80 04 00 04 1e 17 01 10 01 39 0c 04 c0 00
+5b 01 60 00 00 03 1e 1a 01 20 20 40 04 04 70 01
+5b 01 60 00 40 05 1e 46 c8 d1 20 40 04 20 c7 0b
+5b 01 80 00 40 04 1e 5f c8 d1 05 39 aa 20 47 15
+5b 01 80 00 40 05 1e 05 c8 51 21 40 04 20 47 15
+5b 01 80 00 00 01 1e 38 01 68 20 40 0d 20 c7 0c
+5b 01 60 80 40 00 1e 7c c8 71 20 80 05 04 88 00
+5b 01 80 00 00 03 1e 47 01 70 23 40 6e 04 40 00
+5b 01 80 00 40 02 1e 4d 01 74 03 39 8e 04 40 00
+5b 01 80 00 00 02 1e 25 01 76 03 39 9a 04 40 00
+5b 01 60 00 00 d9 1e 2b c8 a1 02 39 44 20 c7 01
+5b 11 60 00 00 d9 1e 03 c8 21 00 39 de 20 c7 09
+5b 01 60 00 c0 00 1e 0c c8 11 01 39 0e 04 00 01
+5b 01 80 00 c0 00 1e 1b c8 61 01 39 26 04 40 07
+5b 01 60 80 00 04 1e 7d c8 91 00 39 0c 04 00 10
+5b 01 80 05 00 00 1e 05 c8 91 20 c0 05 04 d8 00
+5b 01 60 00 40 dc 1e 06 c8 71 03 39 04 20 c7 0b
+5b 01 60 01 00 00 1e 08 01 34 20 40 06 04 c0 00
+5b 11 60 00 40 dc 1e 3f c8 01 03 39 70 20 07 0b
+5b 01 60 02 40 00 1e 0a 01 c0 00 39 0e 20 87 02
+5b 01 80 02 40 00 1e 0f 01 10 02 39 12 20 47 04