aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/tools/tests/gen8/asr.expected
diff options
context:
space:
mode:
authorSagar Ghuge <[email protected]>2019-03-22 19:13:54 -0700
committerMatt Turner <[email protected]>2019-05-07 14:33:48 -0700
commit4e828bb48abf12d43c2b4a373b4b2125c90ea152 (patch)
tree71d021ec2939a0d9dcdb78a35ff3419ecfb8f78c /src/intel/tools/tests/gen8/asr.expected
parent1fb5ce0a11ccb8a0f8d41d0499f8a16b1dfef379 (diff)
intel/tools: Add unit tests for assembler
v1: Pass executable object from meson to test(Dylan Baker) v2: Ignore generated output files from git status(Matt Turner) Signed-off-by: Sagar Ghuge <[email protected]> Reviewed-by: Matt Turner <[email protected]> Reviewed-by: Dylan Baker <[email protected]>
Diffstat (limited to 'src/intel/tools/tests/gen8/asr.expected')
-rw-r--r--src/intel/tools/tests/gen8/asr.expected6
1 files changed, 6 insertions, 0 deletions
diff --git a/src/intel/tools/tests/gen8/asr.expected b/src/intel/tools/tests/gen8/asr.expected
new file mode 100644
index 00000000000..f1832cd80d7
--- /dev/null
+++ b/src/intel/tools/tests/gen8/asr.expected
@@ -0,0 +1,6 @@
+0c 00 60 00 28 0a 60 22 e0 00 8d 06 01 00 00 00
+0c 00 80 00 28 0a 80 22 5c 00 00 06 1f 00 00 00
+0c 00 60 02 20 1a 00 20 00 40 00 0e 0f 00 00 00
+0c 00 80 02 20 1a 00 20 00 40 00 0e 0f 00 00 00
+0c 00 60 00 28 1a 40 20 00 40 00 0e 0f 00 00 00
+0c 00 80 00 28 1a 40 20 00 40 00 0e 0f 00 00 00