aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/tools/tests/gen7/shl.asm
diff options
context:
space:
mode:
authorSagar Ghuge <[email protected]>2019-03-22 19:13:54 -0700
committerMatt Turner <[email protected]>2019-05-07 14:33:48 -0700
commit4e828bb48abf12d43c2b4a373b4b2125c90ea152 (patch)
tree71d021ec2939a0d9dcdb78a35ff3419ecfb8f78c /src/intel/tools/tests/gen7/shl.asm
parent1fb5ce0a11ccb8a0f8d41d0499f8a16b1dfef379 (diff)
intel/tools: Add unit tests for assembler
v1: Pass executable object from meson to test(Dylan Baker) v2: Ignore generated output files from git status(Matt Turner) Signed-off-by: Sagar Ghuge <[email protected]> Reviewed-by: Matt Turner <[email protected]> Reviewed-by: Dylan Baker <[email protected]>
Diffstat (limited to 'src/intel/tools/tests/gen7/shl.asm')
-rw-r--r--src/intel/tools/tests/gen7/shl.asm13
1 files changed, 13 insertions, 0 deletions
diff --git a/src/intel/tools/tests/gen7/shl.asm b/src/intel/tools/tests/gen7/shl.asm
new file mode 100644
index 00000000000..9d24156210e
--- /dev/null
+++ b/src/intel/tools/tests/gen7/shl.asm
@@ -0,0 +1,13 @@
+shl(1) a0<1>UW a0<0,1,0>UW 0x0002UW { align1 WE_all 1N };
+shl(1) g12.2<1>UD g12.2<0,1,0>UD 0x0000000cUD { align1 WE_all 1N };
+shl(8) g87<1>.xD g4<0>.zD 0x00000004UD { align16 1Q };
+shl(8) g13<1>.xyD g5.4<0>.zwwwD g6<0>.xyyyUD { align16 1Q };
+shl(8) g114<1>UD g26<4>.xUD g27<4>.xUD { align16 1Q };
+shl(8) g3<1>D g2<0,1,0>D 0x00000003UD { align1 1Q };
+shl(16) g3<1>D g2<0,1,0>D 0x00000003UD { align1 1H };
+shl(8) g37<1>D g35<8,8,1>D g5.6<0,1,0>UD { align1 1Q };
+shl(16) g68<1>D g23<8,8,1>D g7.6<0,1,0>UD { align1 1H };
+shl(1) a0<1>UD g20<0,1,0>UD 0x00000008UD { align1 WE_all 1N };
+shl(8) g59<1>.xUD g58<4>.xUD g57<4>.xUD { align16 WE_all 1Q };
+shl(8) g38<1>UD g38<8,8,1>UD 0x00000010UD { align1 1Q };
+shl(16) g76<1>UD g76<8,8,1>UD 0x00000010UD { align1 1H };