aboutsummaryrefslogtreecommitdiffstats
path: root/src/intel/tools/tests/gen5/add.expected
diff options
context:
space:
mode:
authorSagar Ghuge <[email protected]>2019-03-22 19:13:54 -0700
committerMatt Turner <[email protected]>2019-05-07 14:33:48 -0700
commit4e828bb48abf12d43c2b4a373b4b2125c90ea152 (patch)
tree71d021ec2939a0d9dcdb78a35ff3419ecfb8f78c /src/intel/tools/tests/gen5/add.expected
parent1fb5ce0a11ccb8a0f8d41d0499f8a16b1dfef379 (diff)
intel/tools: Add unit tests for assembler
v1: Pass executable object from meson to test(Dylan Baker) v2: Ignore generated output files from git status(Matt Turner) Signed-off-by: Sagar Ghuge <[email protected]> Reviewed-by: Matt Turner <[email protected]> Reviewed-by: Dylan Baker <[email protected]>
Diffstat (limited to 'src/intel/tools/tests/gen5/add.expected')
-rw-r--r--src/intel/tools/tests/gen5/add.expected49
1 files changed, 49 insertions, 0 deletions
diff --git a/src/intel/tools/tests/gen5/add.expected b/src/intel/tools/tests/gen5/add.expected
new file mode 100644
index 00000000000..7b4013159fb
--- /dev/null
+++ b/src/intel/tools/tests/gen5/add.expected
@@ -0,0 +1,49 @@
+40 00 60 00 29 6d 40 20 28 00 48 00 10 10 10 10
+40 00 60 00 3d 75 00 21 40 00 8d 00 20 40 00 00
+40 00 80 00 29 6d 40 21 28 00 48 00 10 10 10 10
+40 10 60 00 3d 75 00 21 50 01 8d 00 20 40 00 00
+40 00 60 00 bd 77 40 20 40 00 8d 00 dc 00 00 00
+40 20 80 00 bd 77 80 20 40 01 8d 00 dc 00 00 00
+40 01 60 00 a5 1c a1 20 40 00 60 00 40 00 00 00
+40 01 60 00 a5 14 81 20 a0 00 60 00 80 00 60 00
+40 01 60 00 bd 77 6f 20 64 00 6e 00 a4 00 6e 00
+40 00 60 00 bd 7f c0 21 c0 00 8d 00 00 00 80 3f
+40 00 60 00 a5 1c 80 21 80 01 8d 00 01 00 00 00
+40 20 80 00 bd 7f 00 23 80 02 8d 00 00 00 80 3f
+40 20 80 00 a5 1c c0 21 c0 01 8d 00 01 00 00 00
+40 00 60 00 be 77 60 20 80 00 8d 00 44 00 00 00
+40 20 80 00 be 77 60 30 c0 00 8d 00 44 00 00 00
+40 05 60 00 be 77 a7 20 44 01 6a 00 04 01 6a 00
+40 00 60 06 bd 77 60 20 60 00 8d 00 80 00 8d 00
+40 20 80 06 bd 77 c0 20 00 01 8d 00 80 00 8d 00
+40 01 60 00 bd 7f 63 20 44 00 65 00 00 00 80 3f
+40 00 60 00 be 7f 80 20 40 40 8d 00 00 00 80 3f
+40 20 80 00 be 7f 80 30 c0 40 8d 00 00 00 80 3f
+40 00 60 80 bd 77 60 20 60 00 8d 00 44 00 00 00
+40 20 80 80 bd 77 c0 20 80 00 8d 00 44 00 00 00
+40 00 60 00 a5 14 40 20 40 00 8d 00 2c 41 00 00
+40 20 80 00 a5 14 80 21 80 00 8d 00 2c 41 00 00
+40 01 60 00 be 7f a1 20 60 00 60 00 00 00 00 3f
+40 01 60 00 bd 5f e7 23 84 03 6a 00 00 00 30 30
+40 05 60 80 be 77 a7 20 24 03 6a 00 44 03 6a 00
+40 00 60 00 29 25 62 40 62 00 ae 00 80 00 ae 00
+40 20 80 00 29 25 82 40 82 00 ae 00 c0 00 ae 00
+40 05 60 00 bd 7f 83 20 84 00 65 00 00 00 80 bf
+40 01 60 80 be 77 af 20 69 00 6c 00 64 40 6e 00
+40 09 60 00 be 77 ac 20 00 01 64 00 20 01 64 00
+40 01 60 00 be 77 03 21 04 01 65 00 24 01 65 00
+40 02 00 00 a6 1c f0 21 b0 00 00 00 10 00 00 00
+40 00 60 80 be 77 60 20 c0 00 8d 00 80 01 8d 00
+40 20 80 80 be 77 60 30 00 02 8d 00 80 01 8d 00
+40 01 60 80 be 7f a1 20 00 41 60 00 00 00 80 3f
+40 21 80 00 bd 77 8f 20 04 41 64 00 0e 01 6e 00
+40 00 60 00 a6 1c c0 21 60 00 8d 00 0c 00 00 00
+40 20 80 00 a6 1c c0 21 80 00 8d 00 0c 00 00 00
+40 0d 60 80 be 77 a2 20 c0 00 60 00 e0 00 60 00
+40 09 60 80 be 77 a8 20 c0 00 60 00 e0 00 60 00
+40 00 60 04 bd 77 00 21 00 01 8d 00 20 01 8d 00
+40 20 80 04 bd 77 00 22 40 02 8d 00 40 01 8d 00
+40 0d 60 00 bd 7f a4 20 80 00 60 00 00 00 80 bf
+40 05 60 00 be 7f a3 20 84 01 65 00 00 00 00 3f
+40 01 60 00 21 0c a1 20 e0 00 60 00 80 00 00 00
+40 0d 60 00 be 7f a2 20 a0 40 60 00 00 00 80 3f