1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
|
/*
* Copyright 2015 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*/
/**
* @file
* @brief Intel Surface Layout
*
* Header Layout
* -------------
* The header is ordered as:
* - forward declarations
* - macros that may be overridden at compile-time for specific gens
* - enums and constants
* - structs and unions
* - functions
*/
#pragma once
#include <assert.h>
#include <stdbool.h>
#include <stdint.h>
#include "c99_compat.h"
#include "util/macros.h"
#ifdef __cplusplus
extern "C" {
#endif
struct brw_device_info;
struct brw_image_param;
#ifndef ISL_DEV_GEN
/**
* @brief Get the hardware generation of isl_device.
*
* You can define this as a compile-time constant in the CFLAGS. For example,
* `gcc -DISL_DEV_GEN(dev)=9 ...`.
*/
#define ISL_DEV_GEN(__dev) ((__dev)->info->gen)
#endif
#ifndef ISL_DEV_IS_HASWELL
/**
* @brief Get the hardware generation of isl_device.
*
* You can define this as a compile-time constant in the CFLAGS. For example,
* `gcc -DISL_DEV_GEN(dev)=9 ...`.
*/
#define ISL_DEV_IS_HASWELL(__dev) ((__dev)->info->is_haswell)
#endif
#ifndef ISL_DEV_USE_SEPARATE_STENCIL
/**
* You can define this as a compile-time constant in the CFLAGS. For example,
* `gcc -DISL_DEV_USE_SEPARATE_STENCIL(dev)=1 ...`.
*/
#define ISL_DEV_USE_SEPARATE_STENCIL(__dev) ((__dev)->use_separate_stencil)
#endif
/**
* Hardware enumeration SURFACE_FORMAT.
*
* For the official list, see Broadwell PRM: Volume 2b: Command Reference:
* Enumerations: SURFACE_FORMAT.
*/
enum isl_format {
ISL_FORMAT_R32G32B32A32_FLOAT = 0,
ISL_FORMAT_R32G32B32A32_SINT = 1,
ISL_FORMAT_R32G32B32A32_UINT = 2,
ISL_FORMAT_R32G32B32A32_UNORM = 3,
ISL_FORMAT_R32G32B32A32_SNORM = 4,
ISL_FORMAT_R64G64_FLOAT = 5,
ISL_FORMAT_R32G32B32X32_FLOAT = 6,
ISL_FORMAT_R32G32B32A32_SSCALED = 7,
ISL_FORMAT_R32G32B32A32_USCALED = 8,
ISL_FORMAT_R32G32B32A32_SFIXED = 32,
ISL_FORMAT_R64G64_PASSTHRU = 33,
ISL_FORMAT_R32G32B32_FLOAT = 64,
ISL_FORMAT_R32G32B32_SINT = 65,
ISL_FORMAT_R32G32B32_UINT = 66,
ISL_FORMAT_R32G32B32_UNORM = 67,
ISL_FORMAT_R32G32B32_SNORM = 68,
ISL_FORMAT_R32G32B32_SSCALED = 69,
ISL_FORMAT_R32G32B32_USCALED = 70,
ISL_FORMAT_R32G32B32_SFIXED = 80,
ISL_FORMAT_R16G16B16A16_UNORM = 128,
ISL_FORMAT_R16G16B16A16_SNORM = 129,
ISL_FORMAT_R16G16B16A16_SINT = 130,
ISL_FORMAT_R16G16B16A16_UINT = 131,
ISL_FORMAT_R16G16B16A16_FLOAT = 132,
ISL_FORMAT_R32G32_FLOAT = 133,
ISL_FORMAT_R32G32_SINT = 134,
ISL_FORMAT_R32G32_UINT = 135,
ISL_FORMAT_R32_FLOAT_X8X24_TYPELESS = 136,
ISL_FORMAT_X32_TYPELESS_G8X24_UINT = 137,
ISL_FORMAT_L32A32_FLOAT = 138,
ISL_FORMAT_R32G32_UNORM = 139,
ISL_FORMAT_R32G32_SNORM = 140,
ISL_FORMAT_R64_FLOAT = 141,
ISL_FORMAT_R16G16B16X16_UNORM = 142,
ISL_FORMAT_R16G16B16X16_FLOAT = 143,
ISL_FORMAT_A32X32_FLOAT = 144,
ISL_FORMAT_L32X32_FLOAT = 145,
ISL_FORMAT_I32X32_FLOAT = 146,
ISL_FORMAT_R16G16B16A16_SSCALED = 147,
ISL_FORMAT_R16G16B16A16_USCALED = 148,
ISL_FORMAT_R32G32_SSCALED = 149,
ISL_FORMAT_R32G32_USCALED = 150,
ISL_FORMAT_R32G32_SFIXED = 160,
ISL_FORMAT_R64_PASSTHRU = 161,
ISL_FORMAT_B8G8R8A8_UNORM = 192,
ISL_FORMAT_B8G8R8A8_UNORM_SRGB = 193,
ISL_FORMAT_R10G10B10A2_UNORM = 194,
ISL_FORMAT_R10G10B10A2_UNORM_SRGB = 195,
ISL_FORMAT_R10G10B10A2_UINT = 196,
ISL_FORMAT_R10G10B10_SNORM_A2_UNORM = 197,
ISL_FORMAT_R8G8B8A8_UNORM = 199,
ISL_FORMAT_R8G8B8A8_UNORM_SRGB = 200,
ISL_FORMAT_R8G8B8A8_SNORM = 201,
ISL_FORMAT_R8G8B8A8_SINT = 202,
ISL_FORMAT_R8G8B8A8_UINT = 203,
ISL_FORMAT_R16G16_UNORM = 204,
ISL_FORMAT_R16G16_SNORM = 205,
ISL_FORMAT_R16G16_SINT = 206,
ISL_FORMAT_R16G16_UINT = 207,
ISL_FORMAT_R16G16_FLOAT = 208,
ISL_FORMAT_B10G10R10A2_UNORM = 209,
ISL_FORMAT_B10G10R10A2_UNORM_SRGB = 210,
ISL_FORMAT_R11G11B10_FLOAT = 211,
ISL_FORMAT_R32_SINT = 214,
ISL_FORMAT_R32_UINT = 215,
ISL_FORMAT_R32_FLOAT = 216,
ISL_FORMAT_R24_UNORM_X8_TYPELESS = 217,
ISL_FORMAT_X24_TYPELESS_G8_UINT = 218,
ISL_FORMAT_L32_UNORM = 221,
ISL_FORMAT_A32_UNORM = 222,
ISL_FORMAT_L16A16_UNORM = 223,
ISL_FORMAT_I24X8_UNORM = 224,
ISL_FORMAT_L24X8_UNORM = 225,
ISL_FORMAT_A24X8_UNORM = 226,
ISL_FORMAT_I32_FLOAT = 227,
ISL_FORMAT_L32_FLOAT = 228,
ISL_FORMAT_A32_FLOAT = 229,
ISL_FORMAT_X8B8_UNORM_G8R8_SNORM = 230,
ISL_FORMAT_A8X8_UNORM_G8R8_SNORM = 231,
ISL_FORMAT_B8X8_UNORM_G8R8_SNORM = 232,
ISL_FORMAT_B8G8R8X8_UNORM = 233,
ISL_FORMAT_B8G8R8X8_UNORM_SRGB = 234,
ISL_FORMAT_R8G8B8X8_UNORM = 235,
ISL_FORMAT_R8G8B8X8_UNORM_SRGB = 236,
ISL_FORMAT_R9G9B9E5_SHAREDEXP = 237,
ISL_FORMAT_B10G10R10X2_UNORM = 238,
ISL_FORMAT_L16A16_FLOAT = 240,
ISL_FORMAT_R32_UNORM = 241,
ISL_FORMAT_R32_SNORM = 242,
ISL_FORMAT_R10G10B10X2_USCALED = 243,
ISL_FORMAT_R8G8B8A8_SSCALED = 244,
ISL_FORMAT_R8G8B8A8_USCALED = 245,
ISL_FORMAT_R16G16_SSCALED = 246,
ISL_FORMAT_R16G16_USCALED = 247,
ISL_FORMAT_R32_SSCALED = 248,
ISL_FORMAT_R32_USCALED = 249,
ISL_FORMAT_B5G6R5_UNORM = 256,
ISL_FORMAT_B5G6R5_UNORM_SRGB = 257,
ISL_FORMAT_B5G5R5A1_UNORM = 258,
ISL_FORMAT_B5G5R5A1_UNORM_SRGB = 259,
ISL_FORMAT_B4G4R4A4_UNORM = 260,
ISL_FORMAT_B4G4R4A4_UNORM_SRGB = 261,
ISL_FORMAT_R8G8_UNORM = 262,
ISL_FORMAT_R8G8_SNORM = 263,
ISL_FORMAT_R8G8_SINT = 264,
ISL_FORMAT_R8G8_UINT = 265,
ISL_FORMAT_R16_UNORM = 266,
ISL_FORMAT_R16_SNORM = 267,
ISL_FORMAT_R16_SINT = 268,
ISL_FORMAT_R16_UINT = 269,
ISL_FORMAT_R16_FLOAT = 270,
ISL_FORMAT_A8P8_UNORM_PALETTE0 = 271,
ISL_FORMAT_A8P8_UNORM_PALETTE1 = 272,
ISL_FORMAT_I16_UNORM = 273,
ISL_FORMAT_L16_UNORM = 274,
ISL_FORMAT_A16_UNORM = 275,
ISL_FORMAT_L8A8_UNORM = 276,
ISL_FORMAT_I16_FLOAT = 277,
ISL_FORMAT_L16_FLOAT = 278,
ISL_FORMAT_A16_FLOAT = 279,
ISL_FORMAT_L8A8_UNORM_SRGB = 280,
ISL_FORMAT_R5G5_SNORM_B6_UNORM = 281,
ISL_FORMAT_B5G5R5X1_UNORM = 282,
ISL_FORMAT_B5G5R5X1_UNORM_SRGB = 283,
ISL_FORMAT_R8G8_SSCALED = 284,
ISL_FORMAT_R8G8_USCALED = 285,
ISL_FORMAT_R16_SSCALED = 286,
ISL_FORMAT_R16_USCALED = 287,
ISL_FORMAT_P8A8_UNORM_PALETTE0 = 290,
ISL_FORMAT_P8A8_UNORM_PALETTE1 = 291,
ISL_FORMAT_A1B5G5R5_UNORM = 292,
ISL_FORMAT_A4B4G4R4_UNORM = 293,
ISL_FORMAT_L8A8_UINT = 294,
ISL_FORMAT_L8A8_SINT = 295,
ISL_FORMAT_R8_UNORM = 320,
ISL_FORMAT_R8_SNORM = 321,
ISL_FORMAT_R8_SINT = 322,
ISL_FORMAT_R8_UINT = 323,
ISL_FORMAT_A8_UNORM = 324,
ISL_FORMAT_I8_UNORM = 325,
ISL_FORMAT_L8_UNORM = 326,
ISL_FORMAT_P4A4_UNORM_PALETTE0 = 327,
ISL_FORMAT_A4P4_UNORM_PALETTE0 = 328,
ISL_FORMAT_R8_SSCALED = 329,
ISL_FORMAT_R8_USCALED = 330,
ISL_FORMAT_P8_UNORM_PALETTE0 = 331,
ISL_FORMAT_L8_UNORM_SRGB = 332,
ISL_FORMAT_P8_UNORM_PALETTE1 = 333,
ISL_FORMAT_P4A4_UNORM_PALETTE1 = 334,
ISL_FORMAT_A4P4_UNORM_PALETTE1 = 335,
ISL_FORMAT_Y8_UNORM = 336,
ISL_FORMAT_L8_UINT = 338,
ISL_FORMAT_L8_SINT = 339,
ISL_FORMAT_I8_UINT = 340,
ISL_FORMAT_I8_SINT = 341,
ISL_FORMAT_DXT1_RGB_SRGB = 384,
ISL_FORMAT_R1_UNORM = 385,
ISL_FORMAT_YCRCB_NORMAL = 386,
ISL_FORMAT_YCRCB_SWAPUVY = 387,
ISL_FORMAT_P2_UNORM_PALETTE0 = 388,
ISL_FORMAT_P2_UNORM_PALETTE1 = 389,
ISL_FORMAT_BC1_UNORM = 390,
ISL_FORMAT_BC2_UNORM = 391,
ISL_FORMAT_BC3_UNORM = 392,
ISL_FORMAT_BC4_UNORM = 393,
ISL_FORMAT_BC5_UNORM = 394,
ISL_FORMAT_BC1_UNORM_SRGB = 395,
ISL_FORMAT_BC2_UNORM_SRGB = 396,
ISL_FORMAT_BC3_UNORM_SRGB = 397,
ISL_FORMAT_MONO8 = 398,
ISL_FORMAT_YCRCB_SWAPUV = 399,
ISL_FORMAT_YCRCB_SWAPY = 400,
ISL_FORMAT_DXT1_RGB = 401,
ISL_FORMAT_FXT1 = 402,
ISL_FORMAT_R8G8B8_UNORM = 403,
ISL_FORMAT_R8G8B8_SNORM = 404,
ISL_FORMAT_R8G8B8_SSCALED = 405,
ISL_FORMAT_R8G8B8_USCALED = 406,
ISL_FORMAT_R64G64B64A64_FLOAT = 407,
ISL_FORMAT_R64G64B64_FLOAT = 408,
ISL_FORMAT_BC4_SNORM = 409,
ISL_FORMAT_BC5_SNORM = 410,
ISL_FORMAT_R16G16B16_FLOAT = 411,
ISL_FORMAT_R16G16B16_UNORM = 412,
ISL_FORMAT_R16G16B16_SNORM = 413,
ISL_FORMAT_R16G16B16_SSCALED = 414,
ISL_FORMAT_R16G16B16_USCALED = 415,
ISL_FORMAT_BC6H_SF16 = 417,
ISL_FORMAT_BC7_UNORM = 418,
ISL_FORMAT_BC7_UNORM_SRGB = 419,
ISL_FORMAT_BC6H_UF16 = 420,
ISL_FORMAT_PLANAR_420_8 = 421,
ISL_FORMAT_R8G8B8_UNORM_SRGB = 424,
ISL_FORMAT_ETC1_RGB8 = 425,
ISL_FORMAT_ETC2_RGB8 = 426,
ISL_FORMAT_EAC_R11 = 427,
ISL_FORMAT_EAC_RG11 = 428,
ISL_FORMAT_EAC_SIGNED_R11 = 429,
ISL_FORMAT_EAC_SIGNED_RG11 = 430,
ISL_FORMAT_ETC2_SRGB8 = 431,
ISL_FORMAT_R16G16B16_UINT = 432,
ISL_FORMAT_R16G16B16_SINT = 433,
ISL_FORMAT_R32_SFIXED = 434,
ISL_FORMAT_R10G10B10A2_SNORM = 435,
ISL_FORMAT_R10G10B10A2_USCALED = 436,
ISL_FORMAT_R10G10B10A2_SSCALED = 437,
ISL_FORMAT_R10G10B10A2_SINT = 438,
ISL_FORMAT_B10G10R10A2_SNORM = 439,
ISL_FORMAT_B10G10R10A2_USCALED = 440,
ISL_FORMAT_B10G10R10A2_SSCALED = 441,
ISL_FORMAT_B10G10R10A2_UINT = 442,
ISL_FORMAT_B10G10R10A2_SINT = 443,
ISL_FORMAT_R64G64B64A64_PASSTHRU = 444,
ISL_FORMAT_R64G64B64_PASSTHRU = 445,
ISL_FORMAT_ETC2_RGB8_PTA = 448,
ISL_FORMAT_ETC2_SRGB8_PTA = 449,
ISL_FORMAT_ETC2_EAC_RGBA8 = 450,
ISL_FORMAT_ETC2_EAC_SRGB8_A8 = 451,
ISL_FORMAT_R8G8B8_UINT = 456,
ISL_FORMAT_R8G8B8_SINT = 457,
ISL_FORMAT_RAW = 511,
/* Hardware doesn't understand this out-of-band value */
ISL_FORMAT_UNSUPPORTED = UINT16_MAX,
};
/**
* Numerical base type for channels of isl_format.
*/
enum isl_base_type {
ISL_VOID,
ISL_RAW,
ISL_UNORM,
ISL_SNORM,
ISL_UFLOAT,
ISL_SFLOAT,
ISL_UFIXED,
ISL_SFIXED,
ISL_UINT,
ISL_SINT,
ISL_USCALED,
ISL_SSCALED,
};
/**
* Colorspace of isl_format.
*/
enum isl_colorspace {
ISL_COLORSPACE_NONE = 0,
ISL_COLORSPACE_LINEAR,
ISL_COLORSPACE_SRGB,
ISL_COLORSPACE_YUV,
};
/**
* Texture compression mode of isl_format.
*/
enum isl_txc {
ISL_TXC_NONE = 0,
ISL_TXC_DXT1,
ISL_TXC_DXT3,
ISL_TXC_DXT5,
ISL_TXC_FXT1,
ISL_TXC_RGTC1,
ISL_TXC_RGTC2,
ISL_TXC_BPTC,
ISL_TXC_ETC1,
ISL_TXC_ETC2,
};
/**
* @brief Hardware tile mode
*
* WARNING: These values differ from the hardware enum values, which are
* unstable across hardware generations.
*
* Note that legacy Y tiling is ISL_TILING_Y0 instead of ISL_TILING_Y, to
* clearly distinguish it from Yf and Ys.
*/
enum isl_tiling {
ISL_TILING_LINEAR = 0,
ISL_TILING_W,
ISL_TILING_X,
ISL_TILING_Y0, /**< Legacy Y tiling */
ISL_TILING_Yf, /**< Standard 4K tiling. The 'f' means "four". */
ISL_TILING_Ys, /**< Standard 64K tiling. The 's' means "sixty-four". */
};
/**
* @defgroup Tiling Flags
* @{
*/
typedef uint32_t isl_tiling_flags_t;
#define ISL_TILING_LINEAR_BIT (1u << ISL_TILING_LINEAR)
#define ISL_TILING_W_BIT (1u << ISL_TILING_W)
#define ISL_TILING_X_BIT (1u << ISL_TILING_X)
#define ISL_TILING_Y0_BIT (1u << ISL_TILING_Y0)
#define ISL_TILING_Yf_BIT (1u << ISL_TILING_Yf)
#define ISL_TILING_Ys_BIT (1u << ISL_TILING_Ys)
#define ISL_TILING_ANY_MASK (~0u)
#define ISL_TILING_NON_LINEAR_MASK (~ISL_TILING_LINEAR_BIT)
/** Any Y tiling, including legacy Y tiling. */
#define ISL_TILING_ANY_Y_MASK (ISL_TILING_Y0_BIT | \
ISL_TILING_Yf_BIT | \
ISL_TILING_Ys_BIT)
/** The Skylake BSpec refers to Yf and Ys as "standard tiling formats". */
#define ISL_TILING_STD_Y_MASK (ISL_TILING_Yf_BIT | \
ISL_TILING_Ys_BIT)
/** @} */
/**
* @brief Logical dimension of surface.
*
* Note: There is no dimension for cube map surfaces. ISL interprets cube maps
* as 2D array surfaces.
*/
enum isl_surf_dim {
ISL_SURF_DIM_1D,
ISL_SURF_DIM_2D,
ISL_SURF_DIM_3D,
};
/**
* @brief Physical layout of the surface's dimensions.
*/
enum isl_dim_layout {
/**
* For details, see the G35 PRM >> Volume 1: Graphics Core >> Section
* 6.17.3: 2D Surfaces.
*
* On many gens, 1D surfaces share the same layout as 2D surfaces. From
* the G35 PRM >> Volume 1: Graphics Core >> Section 6.17.2: 1D Surfaces:
*
* One-dimensional surfaces are identical to 2D surfaces with height of
* one.
*
* @invariant isl_surf::phys_level0_sa::depth == 1
*/
ISL_DIM_LAYOUT_GEN4_2D,
/**
* For details, see the G35 PRM >> Volume 1: Graphics Core >> Section
* 6.17.5: 3D Surfaces.
*
* @invariant isl_surf::phys_level0_sa::array_len == 1
*/
ISL_DIM_LAYOUT_GEN4_3D,
/**
* For details, see the Skylake BSpec >> Memory Views >> Common Surface
* Formats >> Surface Layout and Tiling >> » 1D Surfaces.
*/
ISL_DIM_LAYOUT_GEN9_1D,
};
/* TODO(chadv): Explain */
enum isl_array_pitch_span {
ISL_ARRAY_PITCH_SPAN_FULL,
ISL_ARRAY_PITCH_SPAN_COMPACT,
};
/**
* @defgroup Surface Usage
* @{
*/
typedef uint64_t isl_surf_usage_flags_t;
#define ISL_SURF_USAGE_RENDER_TARGET_BIT (1u << 0)
#define ISL_SURF_USAGE_DEPTH_BIT (1u << 1)
#define ISL_SURF_USAGE_STENCIL_BIT (1u << 2)
#define ISL_SURF_USAGE_TEXTURE_BIT (1u << 3)
#define ISL_SURF_USAGE_CUBE_BIT (1u << 4)
#define ISL_SURF_USAGE_DISABLE_AUX_BIT (1u << 5)
#define ISL_SURF_USAGE_DISPLAY_BIT (1u << 6)
#define ISL_SURF_USAGE_DISPLAY_ROTATE_90_BIT (1u << 7)
#define ISL_SURF_USAGE_DISPLAY_ROTATE_180_BIT (1u << 8)
#define ISL_SURF_USAGE_DISPLAY_ROTATE_270_BIT (1u << 9)
#define ISL_SURF_USAGE_DISPLAY_FLIP_X_BIT (1u << 10)
#define ISL_SURF_USAGE_DISPLAY_FLIP_Y_BIT (1u << 11)
#define ISL_SURF_USAGE_STORAGE_BIT (1u << 12)
/** @} */
/**
* @brief A channel select (also known as texture swizzle) value
*/
enum isl_channel_select {
ISL_CHANNEL_SELECT_ZERO = 0,
ISL_CHANNEL_SELECT_ONE = 1,
ISL_CHANNEL_SELECT_RED = 4,
ISL_CHANNEL_SELECT_GREEN = 5,
ISL_CHANNEL_SELECT_BLUE = 6,
ISL_CHANNEL_SELECT_ALPHA = 7,
};
/**
* Identical to VkSampleCountFlagBits.
*/
enum isl_sample_count {
ISL_SAMPLE_COUNT_1_BIT = 1u,
ISL_SAMPLE_COUNT_2_BIT = 2u,
ISL_SAMPLE_COUNT_4_BIT = 4u,
ISL_SAMPLE_COUNT_8_BIT = 8u,
ISL_SAMPLE_COUNT_16_BIT = 16u,
};
typedef uint32_t isl_sample_count_mask_t;
/**
* @brief Multisample Format
*/
enum isl_msaa_layout {
/**
* @brief Suface is single-sampled.
*/
ISL_MSAA_LAYOUT_NONE,
/**
* @brief [SNB+] Interleaved Multisample Format
*
* In this format, multiple samples are interleaved into each cacheline.
* In other words, the sample index is swizzled into the low 6 bits of the
* surface's virtual address space.
*
* For example, suppose the surface is legacy Y tiled, is 4x multisampled,
* and its pixel format is 32bpp. Then the first cacheline is arranged
* thus:
*
* (0,0,0) (0,1,0) (0,0,1) (1,0,1)
* (1,0,0) (1,1,0) (0,1,1) (1,1,1)
*
* (0,0,2) (1,0,2) (0,0,3) (1,0,3)
* (0,1,2) (1,1,2) (0,1,3) (1,1,3)
*
* The hardware docs refer to this format with multiple terms. In
* Sandybridge, this is the only multisample format; so no term is used.
* The Ivybridge docs refer to surfaces in this format as IMS (Interleaved
* Multisample Surface). Later hardware docs additionally refer to this
* format as MSFMT_DEPTH_STENCIL (because the format is deprecated for
* color surfaces).
*
* See the Sandybridge PRM, Volume 4, Part 1, Section 2.7 "Multisampled
* Surface Behavior".
*
* See the Ivybridge PRM, Volume 1, Part 1, Section 6.18.4.1 "Interleaved
* Multisampled Surfaces".
*/
ISL_MSAA_LAYOUT_INTERLEAVED,
/**
* @brief [IVB+] Array Multisample Format
*
* In this format, the surface's physical layout resembles that of a
* 2D array surface.
*
* Suppose the multisample surface's logical extent is (w, h) and its
* sample count is N. Then surface's physical extent is the same as
* a singlesample 2D surface whose logical extent is (w, h) and array
* length is N. Array slice `i` contains the pixel values for sample
* index `i`.
*
* The Ivybridge docs refer to surfaces in this format as UMS
* (Uncompressed Multsample Layout) and CMS (Compressed Multisample
* Surface). The Broadwell docs additionally refer to this format as
* MSFMT_MSS (MSS=Multisample Surface Storage).
*
* See the Broadwell PRM, Volume 5 "Memory Views", Section "Uncompressed
* Multisample Surfaces".
*
* See the Broadwell PRM, Volume 5 "Memory Views", Section "Compressed
* Multisample Surfaces".
*/
ISL_MSAA_LAYOUT_ARRAY,
};
struct isl_device {
const struct brw_device_info *info;
bool use_separate_stencil;
bool has_bit6_swizzling;
};
struct isl_extent2d {
union { uint32_t w, width; };
union { uint32_t h, height; };
};
struct isl_extent3d {
union { uint32_t w, width; };
union { uint32_t h, height; };
union { uint32_t d, depth; };
};
struct isl_extent4d {
union { uint32_t w, width; };
union { uint32_t h, height; };
union { uint32_t d, depth; };
union { uint32_t a, array_len; };
};
struct isl_channel_layout {
enum isl_base_type type;
uint8_t bits; /**< Size in bits */
};
/**
* Each format has 3D block extent (width, height, depth). The block extent of
* compressed formats is that of the format's compression block. For example,
* the block extent of ISL_FORMAT_ETC2_RGB8 is (w=4, h=4, d=1). The block
* extent of uncompressed pixel formats, such as ISL_FORMAT_R8G8B8A8_UNORM, is
* is (w=1, h=1, d=1).
*/
struct isl_format_layout {
enum isl_format format;
uint8_t bs; /**< Block size, in bytes, rounded towards 0 */
uint8_t bw; /**< Block width, in pixels */
uint8_t bh; /**< Block height, in pixels */
uint8_t bd; /**< Block depth, in pixels */
struct {
struct isl_channel_layout r; /**< Red channel */
struct isl_channel_layout g; /**< Green channel */
struct isl_channel_layout b; /**< Blue channel */
struct isl_channel_layout a; /**< Alpha channel */
struct isl_channel_layout l; /**< Luminance channel */
struct isl_channel_layout i; /**< Intensity channel */
struct isl_channel_layout p; /**< Palette channel */
} channels;
enum isl_colorspace colorspace;
enum isl_txc txc;
};
struct isl_tile_info {
enum isl_tiling tiling;
uint32_t width; /**< in bytes */
uint32_t height; /**< in rows of memory */
uint32_t size; /**< in bytes */
};
/**
* @brief Input to surface initialization
*
* @invariant width >= 1
* @invariant height >= 1
* @invariant depth >= 1
* @invariant levels >= 1
* @invariant samples >= 1
* @invariant array_len >= 1
*
* @invariant if 1D then height == 1 and depth == 1 and samples == 1
* @invariant if 2D then depth == 1
* @invariant if 3D then array_len == 1 and samples == 1
*/
struct isl_surf_init_info {
enum isl_surf_dim dim;
enum isl_format format;
uint32_t width;
uint32_t height;
uint32_t depth;
uint32_t levels;
uint32_t array_len;
uint32_t samples;
/** Lower bound for isl_surf::alignment, in bytes. */
uint32_t min_alignment;
/** Lower bound for isl_surf::pitch, in bytes. */
uint32_t min_pitch;
isl_surf_usage_flags_t usage;
/** Flags that alter how ISL selects isl_surf::tiling. */
isl_tiling_flags_t tiling_flags;
};
struct isl_surf {
enum isl_surf_dim dim;
enum isl_dim_layout dim_layout;
enum isl_msaa_layout msaa_layout;
enum isl_tiling tiling;
enum isl_format format;
/**
* Alignment of the upper-left sample of each subimage, in units of surface
* elements.
*/
struct isl_extent3d image_alignment_el;
/**
* Logical extent of the surface's base level, in units of pixels. This is
* identical to the extent defined in isl_surf_init_info.
*/
struct isl_extent4d logical_level0_px;
/**
* Physical extent of the surface's base level, in units of physical
* surface samples and aligned to the format's compression block.
*
* Consider isl_dim_layout as an operator that transforms a logical surface
* layout to a physical surface layout. Then
*
* logical_layout := (isl_surf::dim, isl_surf::logical_level0_px)
* isl_surf::phys_level0_sa := isl_surf::dim_layout * logical_layout
*/
struct isl_extent4d phys_level0_sa;
uint32_t levels;
uint32_t samples;
/** Total size of the surface, in bytes. */
uint32_t size;
/** Required alignment for the surface's base address. */
uint32_t alignment;
/**
* Pitch between vertically adjacent surface elements, in bytes.
*/
uint32_t row_pitch;
/**
* Pitch between physical array slices, in rows of surface elements.
*/
uint32_t array_pitch_el_rows;
enum isl_array_pitch_span array_pitch_span;
/** Copy of isl_surf_init_info::usage. */
isl_surf_usage_flags_t usage;
};
struct isl_view {
/**
* Indicates the usage of the particular view
*
* Normally, this is one bit. However, for a cube map texture, it
* should be ISL_SURF_USAGE_TEXTURE_BIT | ISL_SURF_USAGE_CUBE_BIT.
*/
isl_surf_usage_flags_t usage;
/**
* The format to use in the view
*
* This may differ from the format of the actual isl_surf but must have
* the same block size.
*/
enum isl_format format;
uint32_t base_level;
uint32_t levels;
/**
* Base array layer
*
* For cube maps, both base_array_layer and array_len should be
* specified in terms of 2-D layers and must be a multiple of 6.
*/
uint32_t base_array_layer;
uint32_t array_len;
enum isl_channel_select channel_select[4];
};
union isl_color_value {
float f32[4];
uint32_t u32[4];
int32_t i32[4];
};
struct isl_surf_fill_state_info {
const struct isl_surf *surf;
const struct isl_view *view;
/**
* The address of the surface in GPU memory.
*/
uint64_t address;
/**
* The Memory Object Control state for the filled surface state.
*
* The exact format of this value depends on hardware generation.
*/
uint32_t mocs;
/**
* The clear color for this surface
*
* Valid values depend on hardware generation.
*/
union isl_color_value clear_color;
};
struct isl_buffer_fill_state_info {
/**
* The address of the surface in GPU memory.
*/
uint64_t address;
/**
* The size of the buffer
*/
uint64_t size;
/**
* The Memory Object Control state for the filled surface state.
*
* The exact format of this value depends on hardware generation.
*/
uint32_t mocs;
/**
* The format to use in the surface state
*
* This may differ from the format of the actual isl_surf but have the
* same block size.
*/
enum isl_format format;
uint32_t stride;
};
extern const struct isl_format_layout isl_format_layouts[];
void
isl_device_init(struct isl_device *dev,
const struct brw_device_info *info,
bool has_bit6_swizzling);
isl_sample_count_mask_t ATTRIBUTE_CONST
isl_device_get_sample_counts(struct isl_device *dev);
static inline const struct isl_format_layout * ATTRIBUTE_CONST
isl_format_get_layout(enum isl_format fmt)
{
return &isl_format_layouts[fmt];
}
bool isl_format_has_unorm_channel(enum isl_format fmt) ATTRIBUTE_CONST;
bool isl_format_has_snorm_channel(enum isl_format fmt) ATTRIBUTE_CONST;
bool isl_format_has_ufloat_channel(enum isl_format fmt) ATTRIBUTE_CONST;
bool isl_format_has_sfloat_channel(enum isl_format fmt) ATTRIBUTE_CONST;
bool isl_format_has_uint_channel(enum isl_format fmt) ATTRIBUTE_CONST;
bool isl_format_has_sint_channel(enum isl_format fmt) ATTRIBUTE_CONST;
static inline bool
isl_format_has_normalized_channel(enum isl_format fmt)
{
return isl_format_has_unorm_channel(fmt) ||
isl_format_has_snorm_channel(fmt);
}
static inline bool
isl_format_has_float_channel(enum isl_format fmt)
{
return isl_format_has_ufloat_channel(fmt) ||
isl_format_has_sfloat_channel(fmt);
}
static inline bool
isl_format_has_int_channel(enum isl_format fmt)
{
return isl_format_has_uint_channel(fmt) ||
isl_format_has_sint_channel(fmt);
}
static inline bool
isl_format_is_compressed(enum isl_format fmt)
{
const struct isl_format_layout *fmtl = isl_format_get_layout(fmt);
return fmtl->txc != ISL_TXC_NONE;
}
static inline bool
isl_format_has_bc_compression(enum isl_format fmt)
{
switch (isl_format_get_layout(fmt)->txc) {
case ISL_TXC_DXT1:
case ISL_TXC_DXT3:
case ISL_TXC_DXT5:
return true;
case ISL_TXC_NONE:
case ISL_TXC_FXT1:
case ISL_TXC_RGTC1:
case ISL_TXC_RGTC2:
case ISL_TXC_BPTC:
case ISL_TXC_ETC1:
case ISL_TXC_ETC2:
return false;
}
unreachable("bad texture compression mode");
return false;
}
static inline bool
isl_format_is_yuv(enum isl_format fmt)
{
const struct isl_format_layout *fmtl = isl_format_get_layout(fmt);
return fmtl->colorspace == ISL_COLORSPACE_YUV;
}
static inline bool
isl_format_block_is_1x1x1(enum isl_format fmt)
{
const struct isl_format_layout *fmtl = isl_format_get_layout(fmt);
return fmtl->bw == 1 && fmtl->bh == 1 && fmtl->bd == 1;
}
static inline bool
isl_format_is_rgb(enum isl_format fmt)
{
return isl_format_layouts[fmt].channels.r.bits > 0 &&
isl_format_layouts[fmt].channels.g.bits > 0 &&
isl_format_layouts[fmt].channels.b.bits > 0 &&
isl_format_layouts[fmt].channels.a.bits == 0;
}
enum isl_format isl_format_rgb_to_rgba(enum isl_format rgb) ATTRIBUTE_CONST;
enum isl_format isl_format_rgb_to_rgbx(enum isl_format rgb) ATTRIBUTE_CONST;
bool isl_is_storage_image_format(enum isl_format fmt);
enum isl_format
isl_lower_storage_image_format(const struct brw_device_info *devinfo,
enum isl_format fmt);
/* Returns true if this hardware supports typed load/store on a format with
* the same size as the given format.
*/
bool
isl_has_matching_typed_storage_image_format(const struct brw_device_info *devinfo,
enum isl_format fmt);
static inline bool
isl_tiling_is_any_y(enum isl_tiling tiling)
{
return (1u << tiling) & ISL_TILING_ANY_MASK;
}
static inline bool
isl_tiling_is_std_y(enum isl_tiling tiling)
{
return (1u << tiling) & ISL_TILING_STD_Y_MASK;
}
bool
isl_tiling_get_info(const struct isl_device *dev,
enum isl_tiling tiling,
uint32_t format_block_size,
struct isl_tile_info *info);
void
isl_tiling_get_extent(const struct isl_device *dev,
enum isl_tiling tiling,
uint32_t format_block_size,
struct isl_extent2d *e);
bool
isl_surf_choose_tiling(const struct isl_device *dev,
const struct isl_surf_init_info *restrict info,
enum isl_tiling *tiling);
static inline bool
isl_surf_usage_is_display(isl_surf_usage_flags_t usage)
{
return usage & ISL_SURF_USAGE_DISPLAY_BIT;
}
static inline bool
isl_surf_usage_is_depth(isl_surf_usage_flags_t usage)
{
return usage & ISL_SURF_USAGE_DEPTH_BIT;
}
static inline bool
isl_surf_usage_is_stencil(isl_surf_usage_flags_t usage)
{
return usage & ISL_SURF_USAGE_STENCIL_BIT;
}
static inline bool
isl_surf_usage_is_depth_and_stencil(isl_surf_usage_flags_t usage)
{
return (usage & ISL_SURF_USAGE_DEPTH_BIT) &&
(usage & ISL_SURF_USAGE_STENCIL_BIT);
}
static inline bool
isl_surf_usage_is_depth_or_stencil(isl_surf_usage_flags_t usage)
{
return usage & (ISL_SURF_USAGE_DEPTH_BIT | ISL_SURF_USAGE_STENCIL_BIT);
}
static inline bool
isl_surf_info_is_z16(const struct isl_surf_init_info *info)
{
return (info->usage & ISL_SURF_USAGE_DEPTH_BIT) &&
(info->format == ISL_FORMAT_R16_UNORM);
}
static inline bool
isl_surf_info_is_z32_float(const struct isl_surf_init_info *info)
{
return (info->usage & ISL_SURF_USAGE_DEPTH_BIT) &&
(info->format == ISL_FORMAT_R32_FLOAT);
}
static inline struct isl_extent2d
isl_extent2d(uint32_t width, uint32_t height)
{
struct isl_extent2d e = { { 0 } };
e.width = width;
e.height = height;
return e;
}
static inline struct isl_extent3d
isl_extent3d(uint32_t width, uint32_t height, uint32_t depth)
{
struct isl_extent3d e = { { 0 } };
e.width = width;
e.height = height;
e.depth = depth;
return e;
}
static inline struct isl_extent4d
isl_extent4d(uint32_t width, uint32_t height, uint32_t depth,
uint32_t array_len)
{
struct isl_extent4d e = { { 0 } };
e.width = width;
e.height = height;
e.depth = depth;
e.array_len = array_len;
return e;
}
#define isl_surf_init(dev, surf, ...) \
isl_surf_init_s((dev), (surf), \
&(struct isl_surf_init_info) { __VA_ARGS__ });
bool
isl_surf_init_s(const struct isl_device *dev,
struct isl_surf *surf,
const struct isl_surf_init_info *restrict info);
void
isl_surf_get_tile_info(const struct isl_device *dev,
const struct isl_surf *surf,
struct isl_tile_info *tile_info);
#define isl_surf_fill_state(dev, state, ...) \
isl_surf_fill_state_s((dev), (state), \
&(struct isl_surf_fill_state_info) { __VA_ARGS__ });
void
isl_surf_fill_state_s(const struct isl_device *dev, void *state,
const struct isl_surf_fill_state_info *restrict info);
#define isl_buffer_fill_state(dev, state, ...) \
isl_buffer_fill_state_s((dev), (state), \
&(struct isl_buffer_fill_state_info) { __VA_ARGS__ });
void
isl_buffer_fill_state_s(const struct isl_device *dev, void *state,
const struct isl_buffer_fill_state_info *restrict info);
void
isl_surf_fill_image_param(const struct isl_device *dev,
struct brw_image_param *param,
const struct isl_surf *surf,
const struct isl_view *view);
void
isl_buffer_fill_image_param(const struct isl_device *dev,
struct brw_image_param *param,
enum isl_format format,
uint64_t size);
/**
* Alignment of the upper-left sample of each subimage, in units of surface
* elements.
*/
static inline struct isl_extent3d
isl_surf_get_image_alignment_el(const struct isl_surf *surf)
{
return surf->image_alignment_el;
}
/**
* Alignment of the upper-left sample of each subimage, in units of surface
* samples.
*/
static inline struct isl_extent3d
isl_surf_get_image_alignment_sa(const struct isl_surf *surf)
{
const struct isl_format_layout *fmtl = isl_format_get_layout(surf->format);
return isl_extent3d(fmtl->bw * surf->image_alignment_el.w,
fmtl->bh * surf->image_alignment_el.h,
fmtl->bd * surf->image_alignment_el.d);
}
/**
* Pitch between vertically adjacent surface elements, in bytes.
*/
static inline uint32_t
isl_surf_get_row_pitch(const struct isl_surf *surf)
{
return surf->row_pitch;
}
/**
* Pitch between vertically adjacent surface elements, in units of surface elements.
*/
static inline uint32_t
isl_surf_get_row_pitch_el(const struct isl_surf *surf)
{
const struct isl_format_layout *fmtl = isl_format_get_layout(surf->format);
assert(surf->row_pitch % fmtl->bs == 0);
return surf->row_pitch / fmtl->bs;
}
/**
* Pitch between physical array slices, in rows of surface elements.
*/
static inline uint32_t
isl_surf_get_array_pitch_el_rows(const struct isl_surf *surf)
{
return surf->array_pitch_el_rows;
}
/**
* Pitch between physical array slices, in units of surface elements.
*/
static inline uint32_t
isl_surf_get_array_pitch_el(const struct isl_surf *surf)
{
return isl_surf_get_array_pitch_el_rows(surf) *
isl_surf_get_row_pitch_el(surf);
}
/**
* Pitch between physical array slices, in rows of surface samples.
*/
static inline uint32_t
isl_surf_get_array_pitch_sa_rows(const struct isl_surf *surf)
{
const struct isl_format_layout *fmtl = isl_format_get_layout(surf->format);
return fmtl->bh * isl_surf_get_array_pitch_el_rows(surf);
}
/**
* Pitch between physical array slices, in bytes.
*/
static inline uint32_t
isl_surf_get_array_pitch(const struct isl_surf *surf)
{
return isl_surf_get_array_pitch_sa_rows(surf) * surf->row_pitch;
}
/**
* Calculate the offset, in units of surface elements, to a subimage in the
* surface.
*
* @invariant level < surface levels
* @invariant logical_array_layer < logical array length of surface
* @invariant logical_z_offset_px < logical depth of surface at level
*/
void
isl_surf_get_image_offset_el(const struct isl_surf *surf,
uint32_t level,
uint32_t logical_array_layer,
uint32_t logical_z_offset_px,
uint32_t *x_offset_el,
uint32_t *y_offset_el);
/**
* @brief Calculate the intratile offsets to a surface.
*
* In @a base_address_offset return the offset from the base of the surface to
* the base address of the first tile of the subimage. In @a x_offset_B and
* @a y_offset_rows, return the offset, in units of bytes and rows, from the
* tile's base to the subimage's first surface element. The x and y offsets
* are intratile offsets; that is, they do not exceed the boundary of the
* surface's tiling format.
*/
void
isl_tiling_get_intratile_offset_el(const struct isl_device *dev,
enum isl_tiling tiling,
uint8_t bs,
uint32_t row_pitch,
uint32_t total_x_offset_B,
uint32_t total_y_offset_rows,
uint32_t *base_address_offset,
uint32_t *x_offset_B,
uint32_t *y_offset_rows);
/**
* @brief Get value of 3DSTATE_DEPTH_BUFFER.SurfaceFormat
*
* @pre surf->usage has ISL_SURF_USAGE_DEPTH_BIT
* @pre surf->format must be a valid format for depth surfaces
*/
uint32_t
isl_surf_get_depth_format(const struct isl_device *dev,
const struct isl_surf *surf);
#ifdef __cplusplus
}
#endif
|