1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
|
/**********************************************************
* Copyright 2008-2009 VMware, Inc. All rights reserved.
*
* Permission is hereby granted, free of charge, to any person
* obtaining a copy of this software and associated documentation
* files (the "Software"), to deal in the Software without
* restriction, including without limitation the rights to use, copy,
* modify, merge, publish, distribute, sublicense, and/or sell copies
* of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be
* included in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
**********************************************************/
/**
* svga_cmd.c --
*
* Command construction utility for the SVGA3D protocol used by
* the VMware SVGA device, based on the svgautil library.
*/
#include "svga_winsys.h"
#include "svga_resource_buffer.h"
#include "svga_resource_texture.h"
#include "svga_surface.h"
#include "svga_cmd.h"
/*
*----------------------------------------------------------------------
*
* surface_to_surfaceid --
*
* Utility function for surface ids.
* Can handle null surface. Does a surface_reallocation so you need
* to have allocated the fifo space before converting.
*
*
* param flags mask of SVGA_RELOC_READ / _WRITE
*
* Results:
* id is filled out.
*
* Side effects:
* One surface relocation is performed for texture handle.
*
*----------------------------------------------------------------------
*/
static inline void
surface_to_surfaceid(struct svga_winsys_context *swc, // IN
struct pipe_surface *surface, // IN
SVGA3dSurfaceImageId *id, // OUT
unsigned flags) // IN
{
if (surface) {
struct svga_surface *s = svga_surface(surface);
swc->surface_relocation(swc, &id->sid, NULL, s->handle, flags);
id->face = s->real_face; /* faces have the same order */
id->mipmap = s->real_level;
}
else {
swc->surface_relocation(swc, &id->sid, NULL, NULL, flags);
id->face = 0;
id->mipmap = 0;
}
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_FIFOReserve --
*
* Reserve space for an SVGA3D FIFO command.
*
* The 2D SVGA commands have been around for a while, so they
* have a rather asymmetric structure. The SVGA3D protocol is
* more uniform: each command begins with a header containing the
* command number and the full size.
*
* This is a convenience wrapper around SVGA_FIFOReserve. We
* reserve space for the whole command, and write the header.
*
* This function must be paired with SVGA_FIFOCommitAll().
*
* Results:
* Returns a pointer to the space reserved for command-specific
* data. It must be 'cmdSize' bytes long.
*
* Side effects:
* Begins a FIFO reservation.
*
*----------------------------------------------------------------------
*/
void *
SVGA3D_FIFOReserve(struct svga_winsys_context *swc,
uint32 cmd, // IN
uint32 cmdSize, // IN
uint32 nr_relocs) // IN
{
SVGA3dCmdHeader *header;
header = swc->reserve(swc, sizeof *header + cmdSize, nr_relocs);
if (!header)
return NULL;
header->id = cmd;
header->size = cmdSize;
return &header[1];
}
void
SVGA_FIFOCommitAll(struct svga_winsys_context *swc)
{
swc->commit(swc);
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_DefineContext --
*
* Create a new context, to be referred to with the provided ID.
*
* Context objects encapsulate all render state, and shader
* objects are per-context.
*
* Surfaces are not per-context. The same surface can be shared
* between multiple contexts, and surface operations can occur
* without a context.
*
* If the provided context ID already existed, it is redefined.
*
* Context IDs are arbitrary small non-negative integers,
* global to the entire SVGA device.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_DefineContext(struct svga_winsys_context *swc) // IN
{
SVGA3dCmdDefineContext *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_CONTEXT_DEFINE, sizeof *cmd, 0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_DestroyContext --
*
* Delete a context created with SVGA3D_DefineContext.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_DestroyContext(struct svga_winsys_context *swc) // IN
{
SVGA3dCmdDestroyContext *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_CONTEXT_DESTROY, sizeof *cmd, 0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_BeginDefineSurface --
*
* Begin a SURFACE_DEFINE command. This reserves space for it in
* the FIFO, and returns pointers to the command's faces and
* mipsizes arrays.
*
* This function must be paired with SVGA_FIFOCommitAll().
* The faces and mipSizes arrays are initialized to zero.
*
* This creates a "surface" object in the SVGA3D device,
* with the provided surface ID (sid). Surfaces are generic
* containers for host VRAM objects like textures, vertex
* buffers, and depth/stencil buffers.
*
* Surfaces are hierarchical:
*
* - Surface may have multiple faces (for cube maps)
*
* - Each face has a list of mipmap levels
*
* - Each mipmap image may have multiple volume
* slices, if the image is three dimensional.
*
* - Each slice is a 2D array of 'blocks'
*
* - Each block may be one or more pixels.
* (Usually 1, more for DXT or YUV formats.)
*
* Surfaces are generic host VRAM objects. The SVGA3D device
* may optimize surfaces according to the format they were
* created with, but this format does not limit the ways in
* which the surface may be used. For example, a depth surface
* can be used as a texture, or a floating point image may
* be used as a vertex buffer. Some surface usages may be
* lower performance, due to software emulation, but any
* usage should work with any surface.
*
* If 'sid' is already defined, the old surface is deleted
* and this new surface replaces it.
*
* Surface IDs are arbitrary small non-negative integers,
* global to the entire SVGA device.
*
* Results:
* Returns pointers to arrays allocated in the FIFO for 'faces'
* and 'mipSizes'.
*
* Side effects:
* Begins a FIFO reservation.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_BeginDefineSurface(struct svga_winsys_context *swc,
struct svga_winsys_surface *sid, // IN
SVGA3dSurfaceFlags flags, // IN
SVGA3dSurfaceFormat format, // IN
SVGA3dSurfaceFace **faces, // OUT
SVGA3dSize **mipSizes, // OUT
uint32 numMipSizes) // IN
{
SVGA3dCmdDefineSurface *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SURFACE_DEFINE, sizeof *cmd +
sizeof **mipSizes * numMipSizes, 1);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->surface_relocation(swc, &cmd->sid, NULL, sid,
SVGA_RELOC_WRITE | SVGA_RELOC_INTERNAL);
cmd->surfaceFlags = flags;
cmd->format = format;
*faces = &cmd->face[0];
*mipSizes = (SVGA3dSize*) &cmd[1];
memset(*faces, 0, sizeof **faces * SVGA3D_MAX_SURFACE_FACES);
memset(*mipSizes, 0, sizeof **mipSizes * numMipSizes);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_DefineSurface2D --
*
* This is a simplified version of SVGA3D_BeginDefineSurface(),
* which does not support cube maps, mipmaps, or volume textures.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_DefineSurface2D(struct svga_winsys_context *swc, // IN
struct svga_winsys_surface *sid, // IN
uint32 width, // IN
uint32 height, // IN
SVGA3dSurfaceFormat format) // IN
{
SVGA3dSize *mipSizes;
SVGA3dSurfaceFace *faces;
enum pipe_error ret;
ret = SVGA3D_BeginDefineSurface(swc,
sid, 0, format, &faces, &mipSizes, 1);
if (ret != PIPE_OK)
return ret;
faces[0].numMipLevels = 1;
mipSizes[0].width = width;
mipSizes[0].height = height;
mipSizes[0].depth = 1;
swc->commit(swc);;
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_DestroySurface --
*
* Release the host VRAM encapsulated by a particular surface ID.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_DestroySurface(struct svga_winsys_context *swc,
struct svga_winsys_surface *sid) // IN
{
SVGA3dCmdDestroySurface *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SURFACE_DESTROY, sizeof *cmd, 1);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->surface_relocation(swc, &cmd->sid, NULL, sid,
SVGA_RELOC_WRITE | SVGA_RELOC_INTERNAL);
swc->commit(swc);;
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_SurfaceDMA--
*
* Emit a SURFACE_DMA command.
*
* When the SVGA3D device asynchronously processes this FIFO
* command, a DMA operation is performed between host VRAM and
* a generic SVGAGuestPtr. The guest pointer may refer to guest
* VRAM (provided by the SVGA PCI device) or to guest system
* memory that has been set up as a Guest Memory Region (GMR)
* by the SVGA device.
*
* The guest's DMA buffer must remain valid (not freed, paged out,
* or overwritten) until the host has finished processing this
* command. The guest can determine that the host has finished
* by using the SVGA device's FIFO Fence mechanism.
*
* The guest's image buffer can be an arbitrary size and shape.
* Guest image data is interpreted according to the SVGA3D surface
* format specified when the surface was defined.
*
* The caller may optionally define the guest image's pitch.
* guestImage->pitch can either be zero (assume image is tightly
* packed) or it must be the number of bytes between vertically
* adjacent image blocks.
*
* The provided copybox list specifies which regions of the source
* image are to be copied, and where they appear on the destination.
*
* NOTE: srcx/srcy are always on the guest image and x/y are
* always on the host image, regardless of the actual transfer
* direction!
*
* For efficiency, the SVGA3D device is free to copy more data
* than specified. For example, it may round copy boxes outwards
* such that they lie on particular alignment boundaries.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_SurfaceDMA(struct svga_winsys_context *swc,
struct svga_transfer *st, // IN
SVGA3dTransferType transfer, // IN
const SVGA3dCopyBox *boxes, // IN
uint32 numBoxes, // IN
SVGA3dSurfaceDMAFlags flags) // IN
{
struct svga_texture *texture = svga_texture(st->base.resource);
SVGA3dCmdSurfaceDMA *cmd;
SVGA3dCmdSurfaceDMASuffix *pSuffix;
uint32 boxesSize = sizeof *boxes * numBoxes;
unsigned region_flags;
unsigned surface_flags;
if (transfer == SVGA3D_WRITE_HOST_VRAM) {
region_flags = SVGA_RELOC_READ;
surface_flags = SVGA_RELOC_WRITE;
}
else if (transfer == SVGA3D_READ_HOST_VRAM) {
region_flags = SVGA_RELOC_WRITE;
surface_flags = SVGA_RELOC_READ;
}
else {
assert(0);
return PIPE_ERROR_BAD_INPUT;
}
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SURFACE_DMA,
sizeof *cmd + boxesSize + sizeof *pSuffix,
2);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->region_relocation(swc, &cmd->guest.ptr, st->hwbuf, 0, region_flags);
cmd->guest.pitch = st->base.stride;
swc->surface_relocation(swc, &cmd->host.sid, NULL,
texture->handle, surface_flags);
cmd->host.face = st->face; /* PIPE_TEX_FACE_* and SVGA3D_CUBEFACE_* match */
cmd->host.mipmap = st->base.level;
cmd->transfer = transfer;
memcpy(&cmd[1], boxes, boxesSize);
pSuffix = (SVGA3dCmdSurfaceDMASuffix *)((uint8_t*)cmd + sizeof *cmd + boxesSize);
pSuffix->suffixSize = sizeof *pSuffix;
pSuffix->maximumOffset = st->hw_nblocksy*st->base.stride;
pSuffix->flags = flags;
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_BufferDMA(struct svga_winsys_context *swc,
struct svga_winsys_buffer *guest,
struct svga_winsys_surface *host,
SVGA3dTransferType transfer, // IN
uint32 size, // IN
uint32 guest_offset, // IN
uint32 host_offset, // IN
SVGA3dSurfaceDMAFlags flags) // IN
{
SVGA3dCmdSurfaceDMA *cmd;
SVGA3dCopyBox *box;
SVGA3dCmdSurfaceDMASuffix *pSuffix;
unsigned region_flags;
unsigned surface_flags;
assert(!swc->have_gb_objects);
if (transfer == SVGA3D_WRITE_HOST_VRAM) {
region_flags = SVGA_RELOC_READ;
surface_flags = SVGA_RELOC_WRITE;
}
else if (transfer == SVGA3D_READ_HOST_VRAM) {
region_flags = SVGA_RELOC_WRITE;
surface_flags = SVGA_RELOC_READ;
}
else {
assert(0);
return PIPE_ERROR_BAD_INPUT;
}
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SURFACE_DMA,
sizeof *cmd + sizeof *box + sizeof *pSuffix,
2);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->region_relocation(swc, &cmd->guest.ptr, guest, 0, region_flags);
cmd->guest.pitch = 0;
swc->surface_relocation(swc, &cmd->host.sid,
NULL, host, surface_flags);
cmd->host.face = 0;
cmd->host.mipmap = 0;
cmd->transfer = transfer;
box = (SVGA3dCopyBox *)&cmd[1];
box->x = host_offset;
box->y = 0;
box->z = 0;
box->w = size;
box->h = 1;
box->d = 1;
box->srcx = guest_offset;
box->srcy = 0;
box->srcz = 0;
pSuffix = (SVGA3dCmdSurfaceDMASuffix *)((uint8_t*)cmd + sizeof *cmd + sizeof *box);
pSuffix->suffixSize = sizeof *pSuffix;
pSuffix->maximumOffset = guest_offset + size;
pSuffix->flags = flags;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_SetRenderTarget --
*
* Bind a surface object to a particular render target attachment
* point on the current context. Render target attachment points
* exist for color buffers, a depth buffer, and a stencil buffer.
*
* The SVGA3D device is quite lenient about the types of surfaces
* that may be used as render targets. The color buffers must
* all be the same size, but the depth and stencil buffers do not
* have to be the same size as the color buffer. All attachments
* are optional.
*
* Some combinations of render target formats may require software
* emulation, depending on the capabilities of the host graphics
* API and graphics hardware.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_SetRenderTarget(struct svga_winsys_context *swc,
SVGA3dRenderTargetType type, // IN
struct pipe_surface *surface) // IN
{
SVGA3dCmdSetRenderTarget *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SETRENDERTARGET, sizeof *cmd, 1);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->type = type;
surface_to_surfaceid(swc, surface, &cmd->target, SVGA_RELOC_WRITE);
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_DefineShader --
*
* Upload the bytecode for a new shader. The bytecode is "SVGA3D
* format", which is theoretically a binary-compatible superset
* of Microsoft's DirectX shader bytecode. In practice, the
* SVGA3D bytecode doesn't yet have any extensions to DirectX's
* bytecode format.
*
* The SVGA3D device supports shader models 1.1 through 2.0.
*
* The caller chooses a shader ID (small positive integer) by
* which this shader will be identified in future commands. This
* ID is in a namespace which is per-context and per-shader-type.
*
* 'bytecodeLen' is specified in bytes. It must be a multiple of 4.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_DefineShader(struct svga_winsys_context *swc,
uint32 shid, // IN
SVGA3dShaderType type, // IN
const uint32 *bytecode, // IN
uint32 bytecodeLen) // IN
{
SVGA3dCmdDefineShader *cmd;
assert(bytecodeLen % 4 == 0);
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SHADER_DEFINE, sizeof *cmd + bytecodeLen,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->shid = shid;
cmd->type = type;
memcpy(&cmd[1], bytecode, bytecodeLen);
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_DestroyShader --
*
* Delete a shader that was created by SVGA3D_DefineShader. If
* the shader was the current vertex or pixel shader for its
* context, rendering results are undefined until a new shader is
* bound.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_DestroyShader(struct svga_winsys_context *swc,
uint32 shid, // IN
SVGA3dShaderType type) // IN
{
SVGA3dCmdDestroyShader *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SHADER_DESTROY, sizeof *cmd,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->shid = shid;
cmd->type = type;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_SetShaderConst --
*
* Set the value of a shader constant.
*
* Shader constants are analogous to uniform variables in GLSL,
* except that they belong to the render context rather than to
* an individual shader.
*
* Constants may have one of three types: A 4-vector of floats,
* a 4-vector of integers, or a single boolean flag.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_SetShaderConst(struct svga_winsys_context *swc,
uint32 reg, // IN
SVGA3dShaderType type, // IN
SVGA3dShaderConstType ctype, // IN
const void *value) // IN
{
SVGA3dCmdSetShaderConst *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SET_SHADER_CONST, sizeof *cmd,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->reg = reg;
cmd->type = type;
cmd->ctype = ctype;
switch (ctype) {
case SVGA3D_CONST_TYPE_FLOAT:
case SVGA3D_CONST_TYPE_INT:
memcpy(&cmd->values, value, sizeof cmd->values);
break;
case SVGA3D_CONST_TYPE_BOOL:
memset(&cmd->values, 0, sizeof cmd->values);
cmd->values[0] = *(uint32*)value;
break;
default:
assert(0);
break;
}
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_SetShaderConsts --
*
* Set the value of successive shader constants.
*
* Shader constants are analogous to uniform variables in GLSL,
* except that they belong to the render context rather than to
* an individual shader.
*
* Constants may have one of three types: A 4-vector of floats,
* a 4-vector of integers, or a single boolean flag.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_SetShaderConsts(struct svga_winsys_context *swc,
uint32 reg, // IN
uint32 numRegs, // IN
SVGA3dShaderType type, // IN
SVGA3dShaderConstType ctype, // IN
const void *values) // IN
{
SVGA3dCmdSetShaderConst *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SET_SHADER_CONST,
sizeof *cmd + (numRegs - 1) * sizeof cmd->values,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->reg = reg;
cmd->type = type;
cmd->ctype = ctype;
memcpy(&cmd->values, values, numRegs * sizeof cmd->values);
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_SetShader --
*
* Switch active shaders. This binds a new vertex or pixel shader
* to the specified context.
*
* A shader ID of SVGA3D_INVALID_ID unbinds any shader, switching
* back to the fixed function vertex or pixel pipeline.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_SetShader(struct svga_winsys_context *swc,
SVGA3dShaderType type, // IN
uint32 shid) // IN
{
SVGA3dCmdSetShader *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SET_SHADER, sizeof *cmd,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->type = type;
cmd->shid = shid;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_BeginClear --
*
* Begin a CLEAR command. This reserves space for it in the FIFO,
* and returns a pointer to the command's rectangle array. This
* function must be paired with SVGA_FIFOCommitAll().
*
* Clear is a rendering operation which fills a list of
* rectangles with constant values on all render target types
* indicated by 'flags'.
*
* Clear is not affected by clipping, depth test, or other
* render state which affects the fragment pipeline.
*
* Results:
* None.
*
* Side effects:
* May write to attached render target surfaces.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_BeginClear(struct svga_winsys_context *swc,
SVGA3dClearFlag flags, // IN
uint32 color, // IN
float depth, // IN
uint32 stencil, // IN
SVGA3dRect **rects, // OUT
uint32 numRects) // IN
{
SVGA3dCmdClear *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_CLEAR,
sizeof *cmd + sizeof **rects * numRects,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->clearFlag = flags;
cmd->color = color;
cmd->depth = depth;
cmd->stencil = stencil;
*rects = (SVGA3dRect*) &cmd[1];
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_ClearRect --
*
* This is a simplified version of SVGA3D_BeginClear().
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_ClearRect(struct svga_winsys_context *swc,
SVGA3dClearFlag flags, // IN
uint32 color, // IN
float depth, // IN
uint32 stencil, // IN
uint32 x, // IN
uint32 y, // IN
uint32 w, // IN
uint32 h) // IN
{
SVGA3dRect *rect;
enum pipe_error ret;
ret = SVGA3D_BeginClear(swc, flags, color, depth, stencil, &rect, 1);
if (ret != PIPE_OK)
return PIPE_ERROR_OUT_OF_MEMORY;
memset(rect, 0, sizeof *rect);
rect->x = x;
rect->y = y;
rect->w = w;
rect->h = h;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_BeginDrawPrimitives --
*
* Begin a DRAW_PRIMITIVES command. This reserves space for it in
* the FIFO, and returns a pointer to the command's arrays.
* This function must be paired with SVGA_FIFOCommitAll().
*
* Drawing commands consist of two variable-length arrays:
* SVGA3dVertexDecl elements declare a set of vertex buffers to
* use while rendering, and SVGA3dPrimitiveRange elements specify
* groups of primitives each with an optional index buffer.
*
* The decls and ranges arrays are initialized to zero.
*
* Results:
* None.
*
* Side effects:
* May write to attached render target surfaces.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_BeginDrawPrimitives(struct svga_winsys_context *swc,
SVGA3dVertexDecl **decls, // OUT
uint32 numVertexDecls, // IN
SVGA3dPrimitiveRange **ranges, // OUT
uint32 numRanges) // IN
{
SVGA3dCmdDrawPrimitives *cmd;
SVGA3dVertexDecl *declArray;
SVGA3dPrimitiveRange *rangeArray;
uint32 declSize = sizeof **decls * numVertexDecls;
uint32 rangeSize = sizeof **ranges * numRanges;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_DRAW_PRIMITIVES,
sizeof *cmd + declSize + rangeSize,
numVertexDecls + numRanges);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->numVertexDecls = numVertexDecls;
cmd->numRanges = numRanges;
declArray = (SVGA3dVertexDecl*) &cmd[1];
rangeArray = (SVGA3dPrimitiveRange*) &declArray[numVertexDecls];
memset(declArray, 0, declSize);
memset(rangeArray, 0, rangeSize);
*decls = declArray;
*ranges = rangeArray;
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_BeginSurfaceCopy --
*
* Begin a SURFACE_COPY command. This reserves space for it in
* the FIFO, and returns a pointer to the command's arrays. This
* function must be paired with SVGA_FIFOCommitAll().
*
* The box array is initialized with zeroes.
*
* Results:
* None.
*
* Side effects:
* Asynchronously copies a list of boxes from surface to surface.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_BeginSurfaceCopy(struct svga_winsys_context *swc,
struct pipe_surface *src, // IN
struct pipe_surface *dest, // IN
SVGA3dCopyBox **boxes, // OUT
uint32 numBoxes) // IN
{
SVGA3dCmdSurfaceCopy *cmd;
uint32 boxesSize = sizeof **boxes * numBoxes;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SURFACE_COPY, sizeof *cmd + boxesSize,
2);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
surface_to_surfaceid(swc, src, &cmd->src, SVGA_RELOC_READ);
surface_to_surfaceid(swc, dest, &cmd->dest, SVGA_RELOC_WRITE);
*boxes = (SVGA3dCopyBox*) &cmd[1];
memset(*boxes, 0, boxesSize);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_SurfaceStretchBlt --
*
* Issue a SURFACE_STRETCHBLT command: an asynchronous
* surface-to-surface blit, with scaling.
*
* Results:
* None.
*
* Side effects:
* Asynchronously copies one box from surface to surface.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_SurfaceStretchBlt(struct svga_winsys_context *swc,
struct pipe_surface *src, // IN
struct pipe_surface *dest, // IN
SVGA3dBox *boxSrc, // IN
SVGA3dBox *boxDest, // IN
SVGA3dStretchBltMode mode) // IN
{
SVGA3dCmdSurfaceStretchBlt *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SURFACE_STRETCHBLT, sizeof *cmd,
2);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
surface_to_surfaceid(swc, src, &cmd->src, SVGA_RELOC_READ);
surface_to_surfaceid(swc, dest, &cmd->dest, SVGA_RELOC_WRITE);
cmd->boxSrc = *boxSrc;
cmd->boxDest = *boxDest;
cmd->mode = mode;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_SetViewport --
*
* Set the current context's viewport rectangle. The viewport
* is clipped to the dimensions of the current render target,
* then all rendering is clipped to the viewport.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_SetViewport(struct svga_winsys_context *swc,
SVGA3dRect *rect) // IN
{
SVGA3dCmdSetViewport *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SETVIEWPORT, sizeof *cmd,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->rect = *rect;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_SetScissorRect --
*
* Set the current context's scissor rectangle. If scissoring
* is enabled then all rendering is clipped to the scissor bounds.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_SetScissorRect(struct svga_winsys_context *swc,
SVGA3dRect *rect) // IN
{
SVGA3dCmdSetScissorRect *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SETSCISSORRECT, sizeof *cmd,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->rect = *rect;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_SetClipPlane --
*
* Set one of the current context's clip planes. If the clip
* plane is enabled then all 3d rendering is clipped against
* the plane.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_SetClipPlane(struct svga_winsys_context *swc,
uint32 index, const float *plane)
{
SVGA3dCmdSetClipPlane *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SETCLIPPLANE, sizeof *cmd,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->index = index;
cmd->plane[0] = plane[0];
cmd->plane[1] = plane[1];
cmd->plane[2] = plane[2];
cmd->plane[3] = plane[3];
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_SetZRange --
*
* Set the range of the depth buffer to use. 'min' and 'max'
* are values between 0.0 and 1.0.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_SetZRange(struct svga_winsys_context *swc,
float zMin, // IN
float zMax) // IN
{
SVGA3dCmdSetZRange *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SETZRANGE, sizeof *cmd,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->zRange.min = zMin;
cmd->zRange.max = zMax;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_BeginSetTextureState --
*
* Begin a SETTEXTURESTATE command. This reserves space for it in
* the FIFO, and returns a pointer to the command's texture state
* array. This function must be paired with SVGA_FIFOCommitAll().
*
* This command sets rendering state which is per-texture-unit.
*
* XXX: Individual texture states need documentation. However,
* they are very similar to the texture states defined by
* Direct3D. The D3D documentation is a good starting point
* for understanding SVGA3D texture states.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_BeginSetTextureState(struct svga_winsys_context *swc,
SVGA3dTextureState **states, // OUT
uint32 numStates) // IN
{
SVGA3dCmdSetTextureState *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SETTEXTURESTATE,
sizeof *cmd + sizeof **states * numStates,
numStates);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
*states = (SVGA3dTextureState*) &cmd[1];
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_BeginSetRenderState --
*
* Begin a SETRENDERSTATE command. This reserves space for it in
* the FIFO, and returns a pointer to the command's texture state
* array. This function must be paired with SVGA_FIFOCommitAll().
*
* This command sets rendering state which is global to the context.
*
* XXX: Individual render states need documentation. However,
* they are very similar to the render states defined by
* Direct3D. The D3D documentation is a good starting point
* for understanding SVGA3D render states.
*
* Results:
* None.
*
* Side effects:
* None.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_BeginSetRenderState(struct svga_winsys_context *swc,
SVGA3dRenderState **states, // OUT
uint32 numStates) // IN
{
SVGA3dCmdSetRenderState *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SETRENDERSTATE,
sizeof *cmd + sizeof **states * numStates,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
*states = (SVGA3dRenderState*) &cmd[1];
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_BeginGBQuery--
*
* GB resource version of SVGA3D_BeginQuery.
*
* Results:
* None.
*
* Side effects:
* Commits space in the FIFO memory.
*
*----------------------------------------------------------------------
*/
static enum pipe_error
SVGA3D_BeginGBQuery(struct svga_winsys_context *swc,
SVGA3dQueryType type) // IN
{
SVGA3dCmdBeginGBQuery *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_BEGIN_GB_QUERY,
sizeof *cmd,
1);
if(!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->context_relocation(swc, &cmd->cid);
cmd->type = type;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_BeginQuery--
*
* Issues a SVGA_3D_CMD_BEGIN_QUERY command.
*
* Results:
* None.
*
* Side effects:
* Commits space in the FIFO memory.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_BeginQuery(struct svga_winsys_context *swc,
SVGA3dQueryType type) // IN
{
SVGA3dCmdBeginQuery *cmd;
if (swc->have_gb_objects)
return SVGA3D_BeginGBQuery(swc, type);
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_BEGIN_QUERY,
sizeof *cmd,
0);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->type = type;
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_EndGBQuery--
*
* GB resource version of SVGA3D_EndQuery.
*
* Results:
* None.
*
* Side effects:
* Commits space in the FIFO memory.
*
*----------------------------------------------------------------------
*/
static enum pipe_error
SVGA3D_EndGBQuery(struct svga_winsys_context *swc,
SVGA3dQueryType type, // IN
struct svga_winsys_buffer *buffer) // IN/OUT
{
SVGA3dCmdEndGBQuery *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_END_GB_QUERY,
sizeof *cmd,
2);
if(!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->context_relocation(swc, &cmd->cid);
cmd->type = type;
swc->mob_relocation(swc, &cmd->mobid, &cmd->offset, buffer,
0, SVGA_RELOC_READ | SVGA_RELOC_WRITE);
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_EndQuery--
*
* Issues a SVGA_3D_CMD_END_QUERY command.
*
* Results:
* None.
*
* Side effects:
* Commits space in the FIFO memory.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_EndQuery(struct svga_winsys_context *swc,
SVGA3dQueryType type, // IN
struct svga_winsys_buffer *buffer) // IN/OUT
{
SVGA3dCmdEndQuery *cmd;
if (swc->have_gb_objects)
return SVGA3D_EndGBQuery(swc, type, buffer);
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_END_QUERY,
sizeof *cmd,
1);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->type = type;
swc->region_relocation(swc, &cmd->guestResult, buffer, 0,
SVGA_RELOC_READ | SVGA_RELOC_WRITE);
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_WaitForGBQuery--
*
* GB resource version of SVGA3D_WaitForQuery.
*
* Results:
* None.
*
* Side effects:
* Commits space in the FIFO memory.
*
*----------------------------------------------------------------------
*/
static enum pipe_error
SVGA3D_WaitForGBQuery(struct svga_winsys_context *swc,
SVGA3dQueryType type, // IN
struct svga_winsys_buffer *buffer) // IN/OUT
{
SVGA3dCmdWaitForGBQuery *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_WAIT_FOR_GB_QUERY,
sizeof *cmd,
2);
if(!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->context_relocation(swc, &cmd->cid);
cmd->type = type;
swc->mob_relocation(swc, &cmd->mobid, &cmd->offset, buffer,
0, SVGA_RELOC_READ | SVGA_RELOC_WRITE);
swc->commit(swc);
return PIPE_OK;
}
/*
*----------------------------------------------------------------------
*
* SVGA3D_WaitForQuery--
*
* Issues a SVGA_3D_CMD_WAIT_FOR_QUERY command. This reserves space
* for it in the FIFO. This doesn't actually wait for the query to
* finish but instead tells the host to start a wait at the driver
* level. The caller can wait on the status variable in the
* guestPtr memory or send an insert fence instruction after this
* command and wait on the fence.
*
* Results:
* None.
*
* Side effects:
* Commits space in the FIFO memory.
*
*----------------------------------------------------------------------
*/
enum pipe_error
SVGA3D_WaitForQuery(struct svga_winsys_context *swc,
SVGA3dQueryType type, // IN
struct svga_winsys_buffer *buffer) // IN/OUT
{
SVGA3dCmdWaitForQuery *cmd;
if (swc->have_gb_objects)
return SVGA3D_WaitForGBQuery(swc, type, buffer);
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_WAIT_FOR_QUERY,
sizeof *cmd,
1);
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->type = type;
swc->region_relocation(swc, &cmd->guestResult, buffer, 0,
SVGA_RELOC_READ | SVGA_RELOC_WRITE);
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_DefineGBShader(struct svga_winsys_context *swc,
struct svga_winsys_gb_shader *gbshader,
SVGA3dShaderType type,
uint32 sizeInBytes)
{
SVGA3dCmdDefineGBShader *cmd;
assert(sizeInBytes % 4 == 0);
assert(type == SVGA3D_SHADERTYPE_VS ||
type == SVGA3D_SHADERTYPE_PS);
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_DEFINE_GB_SHADER,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->shader_relocation(swc, &cmd->shid, NULL, NULL, gbshader);
cmd->type = type;
cmd->sizeInBytes = sizeInBytes;
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_BindGBShader(struct svga_winsys_context *swc,
struct svga_winsys_gb_shader *gbshader)
{
SVGA3dCmdBindGBShader *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_BIND_GB_SHADER,
sizeof *cmd,
2); /* two relocations */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->shader_relocation(swc, &cmd->shid, &cmd->mobid,
&cmd->offsetInBytes, gbshader);
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_SetGBShader(struct svga_winsys_context *swc,
SVGA3dShaderType type, // IN
struct svga_winsys_gb_shader *gbshader)
{
SVGA3dCmdSetShader *cmd;
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SET_SHADER,
sizeof *cmd,
2); /* two relocations */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->context_relocation(swc, &cmd->cid);
cmd->type = type;
if (gbshader)
swc->shader_relocation(swc, &cmd->shid, NULL, NULL, gbshader);
else
cmd->shid = SVGA_ID_INVALID;
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_DestroyGBShader(struct svga_winsys_context *swc,
struct svga_winsys_gb_shader *gbshader)
{
SVGA3dCmdDestroyGBShader *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_DESTROY_GB_SHADER,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->shader_relocation(swc, &cmd->shid, NULL, NULL, gbshader);
swc->commit(swc);
return PIPE_OK;
}
/**
* \param flags mask of SVGA_RELOC_READ / _WRITE
*/
enum pipe_error
SVGA3D_BindGBSurface(struct svga_winsys_context *swc,
struct svga_winsys_surface *surface)
{
SVGA3dCmdBindGBSurface *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_BIND_GB_SURFACE,
sizeof *cmd,
2); /* two relocations */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->surface_relocation(swc, &cmd->sid, &cmd->mobid, surface,
SVGA_RELOC_READ | SVGA_RELOC_INTERNAL);
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_DefineGBContext(struct svga_winsys_context *swc)
{
SVGA3dCmdDefineGBContext *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_DEFINE_GB_CONTEXT,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->context_relocation(swc, &cmd->cid);
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_DestroyGBContext(struct svga_winsys_context *swc)
{
SVGA3dCmdDestroyGBContext *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_DESTROY_GB_CONTEXT,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->context_relocation(swc, &cmd->cid);
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_BindGBContext(struct svga_winsys_context *swc)
{
SVGA3dCmdBindGBContext *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_BIND_GB_CONTEXT,
sizeof *cmd,
2); /* two relocations */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->context_relocation(swc, &cmd->cid);
swc->context_relocation(swc, &cmd->mobid);
cmd->validContents = 0; /* XXX pass as a parameter? */
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_InvalidateGBContext(struct svga_winsys_context *swc)
{
SVGA3dCmdInvalidateGBContext *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_INVALIDATE_GB_CONTEXT,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->context_relocation(swc, &cmd->cid);
swc->commit(swc);
return PIPE_OK;
}
/**
* Update an image in a guest-backed surface.
* (Inform the device that the guest-contents have been updated.)
*/
enum pipe_error
SVGA3D_UpdateGBImage(struct svga_winsys_context *swc,
struct svga_winsys_surface *surface,
const SVGA3dBox *box,
unsigned face, unsigned mipLevel)
{
SVGA3dCmdUpdateGBImage *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_UPDATE_GB_IMAGE,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->surface_relocation(swc, &cmd->image.sid, NULL, surface,
SVGA_RELOC_WRITE | SVGA_RELOC_INTERNAL);
cmd->image.face = face;
cmd->image.mipmap = mipLevel;
cmd->box = *box;
swc->commit(swc);
return PIPE_OK;
}
/**
* Update an entire guest-backed surface.
* (Inform the device that the guest-contents have been updated.)
*/
enum pipe_error
SVGA3D_UpdateGBSurface(struct svga_winsys_context *swc,
struct svga_winsys_surface *surface)
{
SVGA3dCmdUpdateGBSurface *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_UPDATE_GB_SURFACE,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->surface_relocation(swc, &cmd->sid, NULL, surface,
SVGA_RELOC_WRITE | SVGA_RELOC_INTERNAL);
swc->commit(swc);
return PIPE_OK;
}
/**
* Readback an image in a guest-backed surface.
* (Request the device to flush the dirty contents into the guest.)
*/
enum pipe_error
SVGA3D_ReadbackGBImage(struct svga_winsys_context *swc,
struct svga_winsys_surface *surface,
unsigned face, unsigned mipLevel)
{
SVGA3dCmdReadbackGBImage *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_READBACK_GB_IMAGE,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->surface_relocation(swc, &cmd->image.sid, NULL, surface,
SVGA_RELOC_READ | SVGA_RELOC_INTERNAL);
cmd->image.face = face;
cmd->image.mipmap = mipLevel;
swc->commit(swc);
return PIPE_OK;
}
/**
* Readback an entire guest-backed surface.
* (Request the device to flush the dirty contents into the guest.)
*/
enum pipe_error
SVGA3D_ReadbackGBSurface(struct svga_winsys_context *swc,
struct svga_winsys_surface *surface)
{
SVGA3dCmdReadbackGBSurface *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_READBACK_GB_SURFACE,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->surface_relocation(swc, &cmd->sid, NULL, surface,
SVGA_RELOC_READ | SVGA_RELOC_INTERNAL);
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_ReadbackGBImagePartial(struct svga_winsys_context *swc,
struct svga_winsys_surface *surface,
unsigned face, unsigned mipLevel,
const SVGA3dBox *box,
bool invertBox)
{
SVGA3dCmdReadbackGBImagePartial *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_READBACK_GB_IMAGE_PARTIAL,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->surface_relocation(swc, &cmd->image.sid, NULL, surface,
SVGA_RELOC_READ | SVGA_RELOC_INTERNAL);
cmd->image.face = face;
cmd->image.mipmap = mipLevel;
cmd->box = *box;
cmd->invertBox = invertBox;
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_InvalidateGBImagePartial(struct svga_winsys_context *swc,
struct svga_winsys_surface *surface,
unsigned face, unsigned mipLevel,
const SVGA3dBox *box,
bool invertBox)
{
SVGA3dCmdInvalidateGBImagePartial *cmd =
SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_INVALIDATE_GB_IMAGE_PARTIAL,
sizeof *cmd,
1); /* one relocation */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
swc->surface_relocation(swc, &cmd->image.sid, NULL, surface,
SVGA_RELOC_READ | SVGA_RELOC_INTERNAL);
cmd->image.face = face;
cmd->image.mipmap = mipLevel;
cmd->box = *box;
cmd->invertBox = invertBox;
swc->commit(swc);
return PIPE_OK;
}
enum pipe_error
SVGA3D_SetGBShaderConstsInline(struct svga_winsys_context *swc,
unsigned regStart,
unsigned numRegs,
SVGA3dShaderType shaderType,
SVGA3dShaderConstType constType,
const void *values)
{
SVGA3dCmdSetGBShaderConstInline *cmd;
assert(numRegs > 0);
cmd = SVGA3D_FIFOReserve(swc,
SVGA_3D_CMD_SET_GB_SHADERCONSTS_INLINE,
sizeof *cmd + numRegs * sizeof(float[4]),
0); /* no relocations */
if (!cmd)
return PIPE_ERROR_OUT_OF_MEMORY;
cmd->cid = swc->cid;
cmd->regStart = regStart;
cmd->shaderType = shaderType;
cmd->constType = constType;
memcpy(&cmd[1], values, numRegs * sizeof(float[4]));
swc->commit(swc);
return PIPE_OK;
}
|