1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
2772
2773
2774
2775
2776
2777
2778
2779
2780
2781
2782
2783
2784
2785
2786
2787
2788
2789
2790
2791
2792
2793
2794
2795
2796
2797
2798
2799
2800
2801
2802
2803
2804
2805
2806
2807
2808
2809
2810
2811
2812
2813
2814
2815
2816
2817
2818
2819
2820
2821
2822
2823
2824
2825
2826
2827
2828
2829
2830
2831
2832
2833
2834
2835
2836
2837
2838
2839
2840
2841
2842
2843
2844
2845
2846
2847
2848
2849
2850
2851
2852
2853
2854
2855
2856
2857
2858
2859
2860
2861
2862
2863
2864
2865
2866
2867
2868
2869
2870
2871
2872
2873
2874
2875
2876
2877
2878
2879
2880
2881
2882
2883
2884
2885
2886
2887
2888
2889
2890
2891
2892
2893
2894
2895
2896
2897
2898
2899
2900
2901
2902
2903
2904
2905
2906
2907
2908
2909
2910
2911
2912
2913
2914
2915
2916
2917
2918
2919
2920
2921
2922
2923
2924
2925
2926
2927
2928
2929
2930
2931
2932
2933
2934
2935
2936
2937
2938
2939
2940
2941
2942
2943
2944
2945
2946
2947
2948
2949
2950
2951
2952
2953
2954
2955
2956
2957
2958
2959
2960
2961
2962
2963
2964
2965
2966
2967
2968
2969
2970
2971
2972
2973
2974
2975
2976
2977
2978
2979
2980
2981
2982
2983
2984
2985
2986
2987
2988
2989
2990
2991
2992
2993
2994
2995
2996
2997
2998
2999
3000
3001
3002
3003
3004
3005
3006
3007
3008
3009
3010
3011
3012
3013
3014
3015
3016
3017
3018
3019
3020
3021
3022
3023
3024
3025
3026
3027
3028
3029
3030
3031
3032
3033
3034
3035
3036
3037
3038
3039
3040
3041
3042
3043
3044
3045
3046
3047
3048
3049
3050
3051
3052
3053
3054
3055
3056
3057
3058
3059
3060
3061
3062
3063
3064
3065
3066
3067
3068
3069
3070
3071
3072
3073
3074
3075
3076
3077
3078
3079
3080
3081
3082
3083
3084
3085
3086
3087
3088
3089
3090
3091
3092
3093
3094
3095
3096
3097
3098
3099
3100
3101
3102
3103
3104
3105
3106
3107
3108
3109
3110
3111
3112
3113
3114
3115
3116
3117
3118
3119
3120
3121
3122
3123
3124
3125
3126
3127
3128
3129
3130
3131
3132
3133
3134
3135
3136
3137
3138
3139
3140
3141
3142
3143
3144
3145
3146
3147
3148
3149
3150
3151
3152
3153
3154
3155
3156
3157
3158
3159
3160
3161
3162
3163
3164
3165
3166
3167
3168
3169
3170
3171
3172
3173
3174
3175
3176
3177
3178
3179
3180
3181
3182
3183
3184
3185
3186
3187
3188
3189
3190
3191
3192
3193
3194
3195
3196
3197
3198
3199
3200
3201
3202
3203
3204
3205
3206
3207
3208
3209
3210
3211
3212
3213
3214
3215
3216
3217
3218
3219
3220
3221
3222
3223
3224
3225
3226
3227
3228
3229
3230
3231
3232
3233
3234
3235
3236
3237
3238
3239
3240
3241
3242
3243
3244
3245
3246
3247
3248
3249
3250
3251
3252
3253
3254
3255
3256
3257
3258
3259
3260
3261
3262
3263
3264
3265
3266
3267
3268
3269
3270
3271
3272
3273
3274
3275
3276
3277
3278
3279
3280
3281
3282
3283
3284
3285
3286
3287
3288
3289
3290
3291
3292
3293
3294
3295
3296
3297
3298
3299
3300
3301
3302
3303
3304
3305
3306
3307
3308
3309
3310
3311
3312
3313
3314
3315
3316
3317
3318
3319
3320
3321
3322
3323
3324
3325
3326
3327
3328
3329
3330
3331
3332
3333
3334
3335
3336
3337
3338
3339
3340
3341
3342
3343
3344
3345
3346
3347
3348
3349
3350
3351
3352
3353
3354
3355
3356
3357
3358
3359
3360
3361
3362
3363
3364
3365
3366
3367
3368
3369
3370
3371
3372
3373
3374
3375
3376
3377
3378
3379
3380
3381
3382
3383
3384
3385
3386
3387
3388
3389
3390
3391
3392
3393
3394
3395
3396
3397
3398
3399
3400
3401
3402
3403
3404
3405
3406
3407
3408
3409
3410
3411
3412
3413
3414
3415
3416
3417
3418
3419
3420
3421
3422
3423
3424
3425
3426
3427
3428
3429
3430
3431
3432
3433
3434
3435
3436
3437
3438
3439
3440
3441
3442
3443
3444
3445
3446
3447
3448
3449
3450
3451
3452
3453
3454
3455
3456
3457
3458
3459
3460
3461
3462
3463
3464
3465
3466
3467
3468
3469
3470
3471
3472
3473
3474
3475
3476
3477
3478
3479
3480
3481
3482
3483
3484
3485
3486
3487
3488
3489
3490
3491
3492
3493
3494
3495
3496
3497
3498
3499
3500
3501
3502
3503
3504
3505
3506
3507
3508
3509
3510
3511
3512
3513
3514
3515
3516
3517
3518
3519
3520
3521
3522
3523
3524
3525
3526
3527
3528
3529
3530
3531
3532
3533
3534
3535
3536
3537
3538
3539
3540
3541
3542
3543
3544
3545
3546
3547
3548
3549
3550
3551
3552
3553
3554
3555
3556
3557
3558
3559
3560
3561
3562
3563
3564
3565
3566
3567
3568
3569
3570
3571
3572
3573
3574
3575
3576
3577
3578
3579
3580
3581
3582
3583
3584
3585
3586
3587
3588
3589
3590
3591
3592
3593
3594
3595
3596
3597
3598
3599
3600
3601
3602
3603
3604
3605
3606
3607
3608
3609
3610
3611
3612
3613
3614
3615
3616
3617
3618
3619
3620
3621
3622
3623
3624
3625
3626
3627
3628
3629
3630
3631
3632
3633
3634
3635
3636
3637
3638
3639
3640
3641
3642
3643
3644
3645
3646
3647
3648
3649
3650
3651
3652
3653
3654
3655
3656
3657
3658
3659
3660
3661
3662
3663
3664
3665
3666
3667
3668
3669
3670
3671
3672
3673
3674
3675
3676
3677
3678
3679
3680
3681
3682
3683
3684
3685
3686
3687
3688
3689
3690
3691
3692
3693
3694
3695
3696
3697
3698
3699
3700
3701
3702
3703
3704
3705
3706
3707
3708
3709
3710
3711
3712
3713
3714
3715
3716
3717
3718
3719
3720
3721
3722
3723
3724
3725
3726
3727
3728
3729
3730
3731
3732
3733
3734
3735
3736
3737
3738
3739
3740
3741
3742
3743
3744
3745
3746
3747
3748
3749
3750
3751
3752
3753
3754
3755
3756
3757
3758
3759
3760
3761
3762
3763
3764
3765
3766
3767
3768
3769
3770
3771
3772
3773
3774
3775
3776
3777
3778
3779
3780
3781
3782
3783
3784
3785
3786
3787
3788
3789
3790
3791
3792
3793
3794
3795
3796
3797
3798
3799
3800
3801
3802
3803
3804
3805
3806
3807
3808
3809
3810
3811
3812
3813
3814
3815
3816
3817
3818
3819
3820
3821
3822
3823
3824
3825
3826
3827
3828
3829
3830
3831
3832
3833
3834
3835
3836
3837
3838
3839
3840
3841
3842
3843
3844
3845
3846
3847
3848
3849
3850
3851
3852
3853
3854
3855
3856
3857
3858
3859
3860
3861
3862
3863
3864
3865
3866
3867
3868
3869
3870
3871
3872
3873
3874
3875
3876
3877
3878
3879
3880
3881
3882
3883
3884
3885
3886
3887
3888
3889
3890
3891
3892
3893
3894
3895
3896
3897
3898
3899
3900
3901
3902
3903
3904
3905
3906
3907
3908
3909
3910
3911
3912
3913
3914
3915
3916
3917
3918
3919
3920
3921
3922
3923
3924
3925
3926
3927
3928
3929
3930
3931
3932
3933
3934
3935
3936
3937
3938
3939
3940
3941
3942
3943
3944
3945
3946
3947
3948
3949
3950
3951
3952
3953
3954
3955
3956
3957
3958
3959
3960
3961
3962
3963
3964
3965
3966
3967
3968
3969
3970
3971
3972
3973
3974
3975
3976
3977
3978
3979
3980
3981
3982
3983
3984
3985
3986
3987
3988
3989
3990
3991
3992
3993
3994
3995
3996
3997
3998
3999
4000
4001
4002
4003
4004
4005
4006
4007
4008
4009
4010
4011
4012
4013
4014
4015
4016
4017
4018
4019
4020
4021
4022
4023
4024
4025
4026
4027
4028
4029
4030
4031
4032
4033
4034
4035
4036
4037
4038
4039
4040
4041
4042
4043
4044
4045
4046
4047
4048
4049
4050
4051
4052
4053
4054
4055
4056
4057
4058
4059
4060
4061
4062
4063
4064
4065
4066
4067
4068
4069
4070
4071
4072
4073
4074
4075
4076
4077
4078
4079
4080
4081
4082
4083
4084
4085
4086
4087
4088
4089
4090
4091
4092
4093
4094
4095
4096
4097
4098
4099
4100
4101
4102
4103
4104
4105
4106
4107
4108
4109
4110
4111
4112
4113
4114
4115
4116
4117
4118
4119
4120
4121
4122
4123
4124
4125
4126
4127
4128
4129
4130
4131
4132
4133
4134
4135
4136
4137
4138
4139
4140
4141
4142
4143
4144
4145
4146
4147
4148
4149
4150
4151
4152
4153
4154
4155
4156
4157
4158
4159
4160
4161
4162
4163
4164
4165
4166
4167
4168
4169
4170
4171
4172
4173
4174
4175
4176
4177
4178
4179
4180
4181
4182
4183
4184
4185
4186
4187
4188
4189
4190
4191
4192
4193
4194
4195
4196
4197
4198
4199
4200
4201
4202
4203
4204
4205
4206
4207
4208
4209
4210
4211
4212
4213
4214
4215
4216
4217
4218
4219
4220
4221
4222
4223
4224
4225
4226
4227
4228
4229
4230
4231
4232
4233
4234
4235
4236
4237
4238
4239
4240
4241
4242
4243
4244
4245
4246
4247
4248
4249
4250
4251
4252
4253
4254
4255
4256
4257
4258
4259
4260
4261
4262
4263
4264
4265
4266
4267
4268
4269
4270
4271
4272
4273
4274
4275
4276
4277
4278
4279
4280
4281
4282
4283
4284
4285
4286
4287
4288
4289
4290
4291
4292
4293
4294
4295
4296
4297
4298
4299
4300
4301
4302
4303
4304
4305
4306
4307
4308
4309
4310
4311
4312
4313
4314
4315
4316
4317
4318
4319
4320
4321
4322
4323
4324
4325
4326
4327
4328
4329
4330
4331
4332
4333
4334
4335
4336
4337
4338
4339
4340
4341
4342
4343
4344
4345
4346
4347
4348
4349
4350
4351
4352
4353
4354
4355
4356
4357
4358
4359
4360
4361
4362
4363
4364
4365
4366
4367
4368
4369
4370
4371
4372
4373
4374
4375
4376
4377
4378
4379
4380
4381
4382
4383
4384
4385
4386
4387
4388
4389
4390
4391
4392
4393
4394
4395
4396
4397
4398
4399
4400
4401
4402
4403
4404
4405
4406
4407
4408
4409
4410
4411
4412
4413
4414
4415
4416
4417
4418
4419
4420
4421
4422
4423
4424
4425
4426
4427
4428
4429
4430
4431
4432
4433
4434
4435
4436
4437
4438
4439
4440
4441
4442
4443
4444
4445
4446
4447
4448
4449
4450
4451
4452
4453
4454
4455
4456
4457
4458
4459
4460
4461
4462
4463
4464
4465
4466
4467
4468
4469
4470
4471
4472
4473
4474
4475
4476
4477
4478
4479
4480
4481
4482
4483
4484
4485
4486
4487
4488
4489
4490
4491
4492
4493
4494
4495
4496
4497
4498
4499
4500
4501
4502
4503
4504
4505
4506
4507
4508
4509
4510
4511
4512
4513
4514
4515
4516
4517
4518
4519
4520
4521
4522
4523
4524
4525
4526
4527
4528
4529
4530
4531
4532
4533
4534
4535
4536
4537
4538
4539
4540
4541
4542
4543
4544
4545
4546
4547
4548
4549
4550
4551
4552
4553
4554
4555
4556
4557
4558
4559
4560
4561
4562
4563
4564
4565
4566
4567
4568
4569
4570
4571
4572
4573
4574
4575
4576
4577
4578
4579
4580
4581
4582
4583
4584
4585
4586
4587
4588
4589
4590
4591
4592
4593
4594
4595
4596
4597
4598
4599
4600
4601
4602
4603
4604
4605
4606
4607
4608
4609
4610
4611
4612
4613
4614
4615
4616
4617
4618
4619
4620
4621
4622
4623
4624
4625
4626
4627
4628
4629
4630
4631
4632
4633
4634
4635
4636
4637
4638
4639
4640
4641
4642
4643
4644
4645
4646
4647
4648
4649
4650
4651
4652
4653
4654
4655
4656
4657
4658
4659
4660
4661
4662
4663
4664
4665
4666
4667
4668
4669
4670
4671
4672
4673
4674
4675
4676
4677
4678
4679
4680
4681
4682
4683
4684
4685
4686
4687
4688
4689
4690
4691
4692
4693
4694
4695
4696
4697
4698
4699
4700
4701
4702
4703
4704
4705
4706
4707
4708
4709
4710
4711
4712
4713
4714
4715
4716
4717
4718
4719
4720
4721
4722
4723
4724
4725
4726
4727
4728
4729
4730
4731
4732
4733
4734
4735
4736
4737
4738
4739
4740
4741
4742
4743
4744
4745
4746
4747
4748
4749
4750
4751
4752
4753
4754
4755
4756
4757
4758
4759
4760
4761
4762
4763
4764
4765
4766
4767
4768
4769
4770
4771
4772
4773
4774
4775
4776
4777
4778
4779
4780
4781
4782
4783
4784
4785
4786
4787
4788
4789
4790
4791
4792
4793
4794
4795
4796
4797
4798
4799
4800
4801
4802
4803
4804
4805
4806
4807
4808
4809
4810
4811
4812
4813
4814
4815
4816
4817
4818
4819
4820
4821
4822
4823
4824
4825
4826
4827
4828
4829
4830
4831
4832
4833
4834
4835
4836
4837
4838
4839
4840
4841
4842
4843
4844
4845
4846
4847
4848
4849
4850
4851
4852
4853
4854
4855
4856
4857
4858
4859
4860
4861
4862
4863
4864
4865
4866
4867
4868
4869
4870
4871
4872
4873
4874
4875
4876
4877
4878
4879
4880
4881
4882
4883
4884
4885
4886
4887
4888
4889
4890
4891
4892
4893
4894
4895
4896
4897
4898
4899
4900
4901
4902
4903
4904
4905
4906
4907
4908
4909
4910
4911
4912
4913
4914
4915
4916
4917
4918
4919
4920
4921
4922
4923
4924
4925
4926
4927
4928
4929
4930
4931
4932
4933
4934
4935
4936
4937
4938
4939
4940
4941
4942
4943
4944
4945
4946
4947
4948
4949
4950
4951
4952
4953
4954
4955
4956
4957
4958
4959
4960
4961
4962
4963
4964
4965
4966
4967
4968
4969
4970
4971
4972
4973
4974
4975
4976
4977
4978
4979
4980
4981
4982
4983
4984
4985
4986
4987
4988
4989
4990
4991
4992
4993
4994
4995
4996
4997
4998
4999
5000
5001
5002
5003
5004
5005
5006
5007
5008
5009
5010
5011
5012
5013
5014
5015
5016
5017
5018
5019
5020
5021
5022
5023
5024
5025
5026
5027
5028
5029
5030
5031
5032
5033
5034
5035
5036
5037
5038
5039
5040
5041
5042
5043
5044
5045
5046
5047
5048
5049
5050
5051
5052
5053
5054
5055
5056
5057
5058
5059
5060
5061
5062
5063
5064
5065
5066
5067
5068
5069
5070
5071
5072
5073
5074
5075
5076
5077
5078
5079
5080
5081
5082
5083
5084
5085
5086
5087
5088
5089
5090
5091
5092
5093
5094
5095
5096
5097
5098
5099
5100
5101
5102
5103
5104
5105
5106
5107
5108
5109
5110
5111
5112
5113
5114
5115
5116
5117
5118
5119
5120
5121
5122
5123
5124
5125
5126
5127
5128
5129
5130
5131
5132
5133
5134
5135
5136
5137
5138
5139
5140
5141
5142
5143
5144
5145
5146
5147
5148
5149
5150
5151
5152
5153
5154
5155
5156
5157
5158
5159
5160
5161
5162
5163
5164
5165
5166
5167
5168
5169
5170
5171
5172
5173
5174
5175
5176
5177
5178
5179
5180
5181
5182
5183
5184
5185
5186
5187
5188
5189
5190
5191
5192
5193
5194
5195
5196
5197
5198
5199
5200
5201
5202
5203
5204
5205
5206
5207
5208
5209
5210
5211
5212
5213
5214
5215
5216
5217
5218
5219
5220
5221
5222
5223
5224
5225
5226
5227
5228
5229
5230
5231
5232
5233
5234
5235
5236
5237
5238
5239
5240
5241
5242
5243
5244
5245
5246
5247
5248
5249
5250
5251
5252
5253
5254
5255
5256
5257
5258
5259
5260
5261
5262
5263
5264
5265
5266
5267
5268
5269
5270
5271
5272
5273
5274
5275
5276
5277
5278
5279
5280
5281
5282
5283
5284
5285
5286
5287
5288
5289
5290
5291
5292
5293
5294
5295
5296
5297
5298
5299
5300
5301
5302
5303
5304
5305
5306
5307
5308
5309
5310
5311
5312
5313
5314
5315
5316
5317
5318
5319
5320
5321
5322
5323
5324
5325
5326
5327
5328
5329
5330
5331
5332
5333
5334
5335
5336
5337
5338
5339
5340
5341
5342
5343
5344
5345
5346
5347
5348
5349
5350
5351
5352
5353
5354
5355
5356
5357
5358
5359
5360
5361
5362
5363
5364
5365
5366
5367
5368
5369
5370
5371
5372
5373
5374
5375
5376
5377
5378
5379
5380
5381
5382
5383
5384
5385
5386
5387
5388
5389
5390
5391
5392
5393
5394
5395
5396
5397
5398
5399
5400
5401
5402
5403
5404
5405
5406
5407
5408
5409
5410
5411
5412
5413
5414
5415
5416
5417
5418
5419
5420
5421
5422
5423
5424
5425
5426
5427
5428
5429
5430
5431
5432
5433
5434
5435
5436
5437
5438
5439
5440
5441
5442
5443
5444
5445
5446
5447
5448
5449
5450
5451
5452
5453
5454
5455
5456
5457
5458
5459
5460
5461
5462
5463
5464
5465
5466
5467
5468
5469
5470
5471
5472
5473
5474
5475
5476
5477
5478
5479
5480
5481
5482
5483
5484
5485
5486
5487
5488
5489
5490
5491
5492
5493
5494
5495
5496
5497
5498
5499
5500
5501
5502
5503
5504
5505
5506
5507
5508
5509
5510
5511
5512
5513
5514
5515
5516
5517
5518
5519
5520
5521
5522
5523
5524
5525
5526
5527
5528
5529
5530
5531
5532
5533
5534
5535
5536
5537
5538
5539
5540
5541
5542
5543
5544
5545
5546
5547
5548
5549
5550
5551
5552
5553
5554
5555
5556
5557
5558
5559
5560
5561
5562
5563
5564
5565
5566
5567
5568
5569
5570
5571
5572
5573
5574
5575
5576
5577
5578
5579
5580
5581
5582
5583
5584
5585
5586
5587
5588
5589
5590
5591
5592
5593
5594
5595
5596
5597
5598
5599
5600
5601
5602
5603
5604
5605
5606
5607
5608
5609
5610
5611
5612
5613
5614
5615
5616
5617
5618
5619
5620
5621
5622
5623
5624
5625
5626
5627
5628
5629
5630
5631
5632
5633
5634
5635
5636
5637
5638
5639
5640
5641
5642
5643
5644
5645
5646
5647
5648
5649
5650
5651
5652
5653
5654
5655
5656
5657
5658
5659
5660
5661
5662
5663
5664
5665
5666
5667
5668
5669
5670
5671
5672
5673
5674
5675
5676
5677
5678
5679
5680
5681
5682
5683
5684
5685
5686
5687
5688
5689
5690
5691
5692
5693
5694
5695
5696
5697
5698
5699
5700
5701
5702
5703
5704
5705
5706
5707
5708
5709
5710
5711
5712
5713
5714
5715
5716
5717
5718
5719
5720
5721
5722
5723
5724
5725
5726
5727
5728
5729
5730
5731
5732
5733
5734
5735
5736
5737
5738
5739
5740
5741
5742
5743
5744
5745
5746
5747
5748
5749
5750
5751
5752
5753
5754
5755
5756
5757
5758
5759
5760
5761
5762
5763
5764
5765
5766
5767
5768
5769
5770
5771
5772
5773
5774
5775
5776
5777
5778
5779
5780
5781
5782
5783
5784
5785
5786
5787
5788
5789
5790
5791
5792
5793
5794
5795
5796
5797
5798
5799
5800
5801
5802
5803
5804
5805
5806
5807
5808
5809
5810
5811
5812
5813
5814
5815
5816
5817
5818
5819
5820
5821
5822
5823
5824
5825
5826
5827
5828
5829
5830
5831
5832
5833
5834
5835
5836
5837
5838
5839
5840
5841
5842
5843
5844
5845
5846
5847
5848
5849
5850
5851
5852
5853
5854
5855
5856
5857
5858
5859
5860
5861
5862
5863
5864
5865
5866
5867
5868
5869
5870
5871
5872
5873
5874
5875
5876
5877
5878
5879
5880
5881
5882
5883
5884
5885
5886
5887
5888
5889
5890
5891
5892
5893
5894
5895
5896
5897
5898
5899
5900
5901
5902
5903
5904
5905
5906
5907
5908
5909
5910
5911
5912
5913
5914
5915
5916
5917
5918
5919
5920
5921
5922
5923
5924
5925
5926
5927
5928
5929
5930
5931
5932
5933
5934
5935
5936
5937
5938
5939
5940
5941
5942
5943
5944
5945
5946
5947
5948
5949
5950
5951
5952
5953
5954
5955
5956
5957
5958
5959
5960
5961
5962
5963
5964
5965
5966
5967
5968
5969
5970
5971
5972
5973
5974
5975
5976
5977
5978
5979
5980
5981
5982
5983
5984
5985
5986
5987
5988
5989
5990
5991
5992
5993
5994
5995
5996
5997
5998
5999
6000
6001
6002
6003
6004
6005
6006
6007
6008
6009
6010
6011
6012
6013
6014
6015
6016
6017
6018
6019
6020
6021
6022
6023
6024
6025
6026
6027
6028
6029
6030
6031
6032
6033
6034
6035
6036
6037
6038
6039
6040
6041
6042
6043
6044
6045
6046
6047
6048
6049
6050
6051
6052
6053
6054
6055
6056
6057
6058
6059
6060
6061
6062
6063
6064
6065
6066
6067
6068
6069
6070
6071
6072
6073
6074
6075
6076
6077
6078
6079
6080
6081
6082
6083
6084
6085
6086
6087
6088
6089
6090
6091
6092
6093
6094
6095
6096
6097
6098
6099
6100
6101
6102
6103
6104
6105
6106
6107
6108
6109
6110
6111
6112
6113
6114
6115
6116
6117
6118
6119
6120
6121
6122
6123
6124
6125
6126
6127
6128
6129
6130
6131
6132
6133
6134
6135
6136
6137
6138
6139
6140
6141
6142
6143
6144
6145
6146
6147
6148
6149
6150
6151
6152
6153
6154
6155
6156
6157
6158
6159
6160
6161
6162
6163
6164
6165
6166
6167
6168
6169
6170
6171
6172
6173
6174
6175
6176
6177
6178
6179
6180
6181
6182
6183
6184
6185
6186
6187
6188
6189
6190
6191
6192
6193
6194
6195
6196
6197
6198
6199
6200
6201
6202
6203
6204
6205
6206
6207
6208
6209
6210
6211
6212
6213
6214
6215
6216
6217
6218
6219
6220
6221
6222
6223
6224
6225
6226
6227
6228
6229
6230
6231
6232
6233
6234
6235
6236
6237
6238
6239
6240
6241
6242
6243
6244
6245
6246
6247
6248
6249
6250
6251
6252
6253
6254
6255
6256
6257
6258
6259
6260
6261
6262
6263
6264
6265
6266
6267
6268
6269
6270
6271
6272
6273
6274
6275
6276
6277
6278
6279
6280
6281
6282
6283
6284
6285
6286
6287
6288
6289
6290
6291
6292
6293
6294
6295
6296
6297
6298
6299
6300
6301
6302
6303
6304
6305
6306
6307
6308
6309
6310
6311
6312
6313
6314
6315
6316
6317
6318
6319
6320
6321
6322
6323
6324
6325
6326
6327
6328
6329
6330
6331
6332
6333
6334
6335
6336
6337
6338
6339
6340
6341
6342
6343
6344
6345
6346
6347
6348
6349
6350
6351
6352
6353
6354
6355
6356
6357
6358
6359
6360
6361
6362
6363
6364
6365
6366
6367
6368
6369
6370
6371
6372
6373
6374
6375
6376
6377
6378
6379
6380
6381
6382
6383
6384
6385
6386
6387
6388
6389
6390
6391
6392
6393
6394
6395
6396
6397
6398
6399
6400
6401
6402
6403
6404
6405
6406
6407
6408
6409
6410
6411
6412
6413
6414
6415
6416
6417
6418
6419
6420
6421
6422
6423
6424
6425
6426
6427
6428
6429
6430
6431
6432
6433
6434
6435
6436
6437
6438
6439
6440
6441
6442
6443
6444
6445
6446
6447
6448
6449
6450
6451
6452
6453
6454
6455
6456
6457
6458
6459
6460
6461
6462
6463
6464
6465
6466
6467
6468
6469
6470
6471
6472
6473
6474
6475
6476
6477
6478
6479
6480
6481
6482
6483
6484
6485
6486
6487
6488
6489
6490
6491
6492
6493
6494
6495
6496
6497
6498
6499
6500
6501
6502
6503
6504
6505
6506
6507
6508
6509
6510
6511
6512
6513
6514
6515
6516
6517
6518
6519
6520
6521
6522
6523
6524
6525
6526
6527
6528
6529
6530
6531
6532
6533
6534
6535
6536
6537
6538
6539
6540
6541
6542
6543
6544
6545
6546
6547
6548
6549
6550
6551
6552
6553
6554
6555
6556
6557
6558
6559
6560
6561
6562
6563
6564
6565
6566
6567
6568
6569
6570
6571
6572
6573
6574
6575
6576
6577
6578
6579
6580
6581
6582
6583
6584
6585
6586
6587
6588
6589
6590
6591
6592
6593
6594
6595
6596
6597
6598
6599
6600
6601
6602
6603
6604
6605
6606
6607
6608
6609
6610
6611
6612
6613
6614
6615
6616
6617
6618
6619
6620
6621
6622
6623
6624
6625
6626
6627
6628
6629
6630
6631
6632
6633
6634
6635
6636
6637
6638
6639
6640
6641
6642
6643
6644
6645
6646
6647
6648
6649
6650
6651
6652
6653
6654
6655
6656
6657
6658
6659
6660
6661
6662
6663
6664
6665
6666
6667
6668
6669
6670
6671
6672
6673
6674
6675
6676
6677
6678
6679
6680
6681
6682
6683
6684
6685
6686
6687
6688
6689
6690
6691
6692
6693
6694
6695
6696
6697
6698
6699
6700
6701
6702
6703
6704
6705
6706
6707
6708
6709
6710
6711
6712
6713
6714
6715
6716
6717
6718
6719
6720
6721
6722
6723
6724
6725
6726
6727
6728
6729
6730
6731
6732
6733
6734
6735
6736
6737
6738
6739
6740
6741
6742
6743
6744
6745
6746
6747
6748
6749
6750
6751
6752
6753
6754
6755
6756
6757
6758
6759
6760
6761
6762
6763
6764
6765
6766
6767
6768
6769
6770
6771
6772
6773
6774
6775
6776
6777
6778
6779
6780
6781
6782
6783
6784
6785
6786
6787
6788
6789
6790
6791
6792
6793
6794
6795
6796
6797
6798
6799
6800
6801
6802
6803
6804
6805
6806
6807
6808
6809
6810
6811
6812
6813
6814
6815
6816
6817
6818
6819
6820
6821
6822
6823
6824
6825
6826
6827
6828
6829
6830
6831
6832
6833
6834
6835
6836
6837
6838
6839
6840
6841
6842
6843
6844
6845
6846
6847
6848
6849
6850
6851
6852
6853
6854
6855
6856
6857
6858
6859
6860
6861
6862
6863
6864
6865
6866
6867
6868
6869
6870
6871
6872
6873
6874
6875
6876
6877
6878
6879
6880
6881
6882
6883
6884
6885
6886
6887
6888
6889
6890
6891
6892
6893
6894
6895
6896
6897
6898
6899
6900
6901
6902
6903
6904
6905
6906
6907
6908
6909
6910
6911
6912
6913
6914
6915
6916
6917
6918
6919
6920
6921
6922
6923
6924
6925
6926
6927
6928
6929
6930
6931
6932
6933
6934
6935
6936
6937
6938
6939
6940
6941
6942
6943
6944
6945
6946
6947
6948
6949
6950
6951
6952
6953
6954
6955
6956
6957
6958
6959
6960
6961
6962
6963
6964
6965
6966
6967
6968
6969
6970
6971
6972
6973
6974
6975
6976
6977
6978
6979
6980
6981
6982
6983
6984
6985
6986
6987
6988
6989
6990
6991
6992
6993
6994
6995
6996
6997
6998
6999
7000
7001
7002
7003
7004
7005
7006
7007
7008
7009
7010
7011
7012
7013
7014
7015
7016
7017
7018
7019
7020
7021
7022
7023
7024
7025
7026
7027
7028
7029
7030
7031
7032
7033
7034
7035
7036
7037
7038
7039
7040
7041
7042
7043
7044
7045
7046
7047
7048
7049
7050
7051
7052
7053
7054
7055
7056
7057
7058
7059
7060
7061
7062
7063
7064
7065
7066
7067
7068
7069
7070
7071
7072
7073
7074
7075
7076
7077
7078
7079
7080
7081
7082
7083
7084
7085
7086
7087
7088
7089
7090
7091
7092
7093
7094
7095
7096
7097
7098
7099
7100
7101
7102
7103
7104
7105
7106
7107
7108
7109
7110
7111
7112
7113
7114
7115
7116
7117
7118
7119
7120
7121
7122
7123
7124
7125
7126
7127
7128
7129
7130
7131
7132
7133
7134
7135
7136
7137
7138
7139
7140
7141
7142
7143
7144
7145
7146
7147
7148
7149
7150
7151
7152
7153
7154
7155
7156
7157
7158
7159
7160
7161
7162
7163
7164
7165
7166
7167
7168
7169
7170
7171
7172
7173
7174
7175
7176
7177
7178
7179
7180
7181
7182
7183
7184
7185
7186
7187
7188
7189
7190
7191
7192
7193
7194
7195
7196
7197
7198
7199
7200
7201
7202
7203
7204
7205
7206
7207
7208
7209
7210
7211
7212
7213
7214
7215
7216
7217
7218
7219
7220
7221
7222
7223
7224
7225
7226
7227
7228
7229
7230
7231
7232
7233
7234
7235
7236
7237
7238
7239
7240
7241
7242
7243
7244
7245
7246
7247
7248
7249
7250
7251
7252
7253
7254
7255
7256
7257
7258
7259
7260
7261
7262
7263
7264
7265
7266
7267
7268
7269
7270
7271
7272
7273
7274
7275
7276
7277
7278
7279
7280
7281
7282
7283
7284
7285
7286
7287
7288
7289
7290
7291
7292
7293
7294
7295
7296
7297
7298
7299
7300
7301
7302
7303
7304
7305
7306
7307
7308
7309
7310
7311
7312
7313
7314
7315
7316
7317
7318
7319
7320
7321
7322
7323
7324
7325
7326
7327
7328
7329
7330
7331
7332
7333
7334
7335
7336
7337
7338
7339
7340
7341
7342
7343
7344
7345
7346
7347
7348
7349
7350
7351
7352
7353
7354
7355
7356
7357
7358
7359
7360
7361
7362
7363
7364
7365
7366
7367
7368
7369
7370
7371
7372
7373
7374
7375
7376
7377
7378
7379
7380
7381
7382
7383
7384
7385
7386
7387
7388
7389
7390
7391
7392
7393
7394
7395
7396
7397
7398
7399
7400
7401
7402
7403
7404
7405
7406
7407
7408
7409
7410
7411
7412
7413
7414
7415
7416
7417
7418
7419
7420
7421
7422
7423
7424
7425
7426
7427
7428
7429
7430
7431
7432
7433
7434
7435
7436
7437
7438
7439
7440
7441
7442
7443
7444
7445
7446
7447
7448
7449
7450
7451
7452
7453
7454
7455
7456
7457
7458
7459
7460
7461
7462
7463
7464
7465
7466
7467
7468
7469
7470
7471
7472
7473
7474
7475
7476
7477
7478
7479
7480
7481
7482
7483
7484
7485
7486
7487
7488
7489
7490
7491
7492
7493
7494
7495
7496
7497
7498
7499
7500
7501
7502
7503
7504
7505
7506
7507
7508
7509
7510
7511
7512
7513
7514
7515
7516
7517
7518
7519
7520
7521
7522
7523
7524
7525
7526
7527
7528
7529
7530
7531
7532
7533
7534
7535
7536
7537
7538
7539
7540
7541
7542
7543
7544
7545
7546
7547
7548
7549
7550
7551
7552
7553
7554
7555
7556
7557
7558
7559
7560
7561
7562
7563
7564
7565
7566
7567
7568
7569
7570
7571
7572
7573
7574
7575
7576
7577
7578
7579
7580
7581
7582
7583
7584
7585
7586
7587
7588
7589
7590
7591
7592
7593
7594
7595
7596
7597
7598
7599
7600
7601
7602
7603
7604
7605
7606
7607
7608
7609
7610
7611
7612
7613
7614
7615
7616
7617
7618
7619
7620
7621
7622
7623
7624
7625
7626
7627
7628
7629
7630
7631
7632
7633
7634
7635
7636
7637
7638
7639
7640
7641
7642
7643
7644
7645
7646
7647
7648
7649
7650
7651
7652
7653
7654
7655
7656
7657
7658
7659
7660
7661
7662
7663
7664
7665
7666
7667
7668
7669
7670
7671
7672
7673
7674
7675
7676
7677
7678
7679
7680
7681
7682
7683
7684
7685
7686
7687
7688
7689
7690
7691
7692
7693
7694
7695
7696
7697
7698
7699
7700
7701
7702
7703
7704
7705
7706
7707
7708
7709
7710
7711
7712
7713
7714
7715
7716
7717
7718
7719
7720
7721
7722
7723
7724
7725
7726
7727
7728
7729
7730
7731
7732
7733
7734
7735
7736
7737
7738
7739
7740
7741
7742
7743
7744
7745
7746
7747
7748
7749
7750
7751
7752
7753
7754
7755
7756
7757
7758
7759
7760
7761
7762
7763
7764
7765
7766
7767
7768
7769
7770
7771
7772
7773
7774
7775
7776
7777
7778
7779
7780
7781
7782
7783
7784
7785
7786
7787
7788
7789
7790
7791
7792
7793
7794
7795
7796
7797
7798
7799
7800
7801
7802
7803
7804
7805
7806
7807
7808
7809
7810
7811
7812
7813
7814
7815
7816
7817
7818
7819
7820
7821
7822
7823
7824
7825
7826
7827
7828
7829
7830
7831
7832
7833
7834
7835
7836
7837
7838
7839
7840
7841
7842
7843
7844
7845
7846
7847
7848
7849
7850
7851
7852
7853
7854
7855
7856
7857
7858
7859
7860
7861
7862
7863
7864
7865
7866
7867
7868
7869
7870
7871
7872
7873
7874
7875
7876
7877
7878
7879
7880
7881
7882
7883
7884
7885
7886
7887
7888
7889
7890
7891
7892
7893
7894
7895
7896
7897
7898
7899
7900
7901
7902
7903
7904
7905
7906
7907
7908
7909
7910
7911
7912
7913
7914
7915
7916
7917
7918
7919
7920
7921
7922
7923
7924
7925
7926
7927
7928
7929
7930
7931
7932
7933
7934
7935
7936
7937
7938
7939
7940
7941
7942
7943
7944
7945
7946
7947
7948
7949
7950
7951
7952
7953
7954
7955
7956
7957
7958
7959
7960
7961
7962
7963
7964
7965
7966
7967
7968
7969
7970
7971
7972
7973
7974
7975
7976
7977
7978
7979
7980
7981
7982
7983
7984
7985
7986
7987
7988
7989
7990
7991
7992
7993
7994
7995
7996
7997
7998
7999
8000
8001
8002
8003
8004
8005
8006
8007
8008
8009
8010
8011
8012
8013
8014
8015
8016
8017
8018
8019
8020
8021
8022
8023
8024
8025
8026
8027
8028
8029
8030
8031
8032
8033
8034
8035
8036
8037
8038
8039
8040
8041
8042
8043
8044
8045
8046
8047
8048
8049
8050
8051
8052
8053
8054
8055
8056
8057
8058
8059
8060
8061
8062
8063
8064
8065
8066
8067
8068
8069
8070
8071
8072
8073
8074
8075
8076
8077
8078
8079
8080
8081
8082
8083
8084
8085
8086
8087
8088
8089
8090
8091
8092
8093
8094
8095
8096
8097
8098
8099
8100
8101
8102
8103
8104
8105
8106
8107
8108
8109
8110
8111
8112
8113
8114
8115
8116
8117
8118
8119
8120
8121
8122
8123
8124
8125
8126
8127
8128
8129
8130
8131
8132
8133
8134
8135
8136
8137
8138
8139
8140
8141
8142
8143
8144
8145
8146
8147
8148
8149
8150
8151
8152
8153
8154
8155
8156
8157
8158
8159
8160
8161
8162
8163
8164
8165
8166
8167
8168
8169
8170
8171
8172
8173
8174
8175
8176
8177
8178
8179
8180
8181
8182
8183
8184
8185
8186
8187
8188
8189
8190
8191
8192
8193
8194
8195
8196
8197
8198
8199
8200
8201
8202
8203
8204
8205
8206
8207
8208
8209
8210
8211
8212
8213
8214
8215
8216
8217
8218
8219
8220
8221
8222
8223
8224
8225
8226
8227
8228
8229
8230
8231
8232
8233
8234
8235
8236
8237
8238
8239
8240
8241
8242
8243
8244
8245
8246
8247
8248
8249
8250
8251
8252
8253
8254
8255
8256
8257
8258
8259
8260
8261
8262
8263
8264
8265
8266
8267
8268
8269
8270
8271
8272
8273
8274
8275
8276
8277
8278
8279
8280
8281
8282
8283
8284
8285
8286
8287
8288
8289
8290
8291
8292
8293
8294
8295
8296
8297
8298
8299
8300
8301
8302
8303
8304
8305
8306
8307
8308
8309
8310
8311
8312
8313
8314
8315
8316
8317
8318
8319
8320
8321
8322
8323
8324
8325
8326
8327
8328
8329
8330
8331
8332
8333
8334
8335
8336
8337
8338
8339
8340
8341
8342
8343
8344
8345
8346
8347
8348
8349
8350
8351
8352
8353
8354
8355
8356
8357
8358
8359
8360
8361
8362
8363
8364
8365
8366
8367
8368
8369
8370
8371
8372
8373
8374
8375
8376
8377
8378
8379
8380
8381
8382
8383
8384
8385
8386
8387
8388
8389
8390
8391
8392
8393
8394
8395
8396
8397
8398
8399
8400
8401
8402
8403
8404
8405
8406
8407
8408
8409
8410
8411
8412
8413
8414
8415
8416
8417
8418
8419
8420
8421
8422
8423
8424
8425
8426
8427
8428
8429
8430
8431
8432
8433
8434
8435
8436
8437
8438
8439
8440
8441
8442
8443
8444
8445
8446
8447
8448
8449
8450
8451
8452
8453
8454
8455
8456
8457
8458
8459
8460
8461
8462
8463
8464
8465
8466
8467
8468
8469
8470
8471
8472
8473
8474
8475
8476
8477
8478
8479
8480
8481
8482
8483
8484
8485
8486
8487
8488
8489
8490
8491
8492
8493
8494
8495
8496
8497
8498
8499
8500
8501
8502
8503
8504
8505
8506
8507
8508
8509
8510
8511
8512
8513
8514
8515
8516
8517
8518
8519
8520
8521
8522
8523
8524
8525
8526
8527
8528
8529
8530
8531
8532
8533
8534
8535
8536
8537
8538
8539
8540
8541
8542
8543
8544
8545
8546
8547
8548
8549
8550
8551
8552
8553
8554
8555
8556
8557
8558
8559
8560
8561
8562
8563
8564
8565
8566
8567
8568
8569
8570
8571
8572
8573
8574
8575
8576
8577
8578
8579
8580
8581
8582
8583
8584
8585
8586
8587
8588
8589
8590
8591
8592
8593
8594
8595
8596
8597
8598
8599
8600
8601
8602
8603
8604
8605
8606
8607
8608
8609
8610
8611
8612
8613
8614
8615
8616
8617
8618
8619
8620
8621
8622
8623
8624
8625
8626
8627
8628
8629
8630
8631
8632
8633
8634
8635
8636
8637
8638
8639
8640
8641
8642
8643
8644
8645
8646
8647
8648
8649
8650
8651
8652
8653
8654
8655
8656
8657
8658
8659
8660
8661
8662
8663
8664
8665
8666
8667
8668
8669
8670
8671
8672
8673
8674
8675
8676
8677
8678
8679
8680
8681
8682
8683
8684
8685
8686
8687
8688
8689
8690
8691
8692
8693
8694
8695
8696
8697
8698
8699
8700
8701
8702
8703
8704
8705
8706
8707
8708
8709
8710
8711
8712
8713
8714
8715
8716
8717
8718
8719
8720
8721
8722
8723
8724
8725
8726
8727
8728
8729
8730
8731
8732
8733
8734
8735
8736
8737
8738
8739
8740
8741
8742
8743
8744
8745
8746
8747
8748
8749
8750
8751
8752
8753
8754
8755
8756
8757
8758
8759
8760
8761
8762
8763
8764
8765
8766
8767
8768
8769
8770
8771
8772
8773
8774
8775
8776
8777
8778
8779
8780
8781
8782
8783
8784
8785
8786
8787
8788
8789
8790
8791
8792
8793
8794
8795
8796
8797
8798
8799
8800
8801
8802
8803
8804
8805
8806
8807
8808
8809
8810
8811
8812
8813
8814
8815
8816
8817
8818
8819
8820
8821
8822
8823
8824
8825
8826
8827
8828
8829
8830
8831
8832
8833
8834
8835
8836
8837
8838
8839
8840
8841
8842
8843
8844
8845
8846
8847
8848
8849
8850
8851
8852
8853
8854
8855
8856
8857
8858
8859
8860
8861
8862
8863
8864
8865
8866
8867
8868
8869
8870
8871
8872
8873
8874
8875
8876
8877
8878
8879
8880
8881
8882
8883
8884
8885
8886
8887
8888
8889
8890
8891
8892
8893
8894
8895
8896
8897
8898
8899
8900
8901
8902
8903
8904
8905
8906
8907
8908
8909
8910
8911
8912
8913
8914
8915
8916
8917
8918
8919
8920
8921
8922
8923
8924
8925
8926
8927
8928
8929
8930
8931
8932
8933
8934
8935
8936
8937
8938
8939
8940
8941
8942
8943
8944
8945
8946
8947
8948
8949
8950
8951
8952
8953
8954
8955
8956
8957
8958
8959
8960
8961
8962
8963
8964
8965
8966
8967
8968
8969
8970
8971
8972
8973
8974
8975
8976
8977
8978
8979
8980
8981
8982
8983
8984
8985
8986
8987
8988
8989
8990
8991
8992
8993
8994
8995
8996
8997
8998
8999
9000
9001
9002
9003
9004
9005
9006
9007
9008
9009
9010
9011
9012
9013
9014
9015
9016
9017
9018
9019
9020
9021
9022
9023
9024
9025
9026
9027
9028
9029
9030
9031
9032
9033
9034
9035
9036
9037
9038
9039
9040
9041
9042
9043
9044
9045
9046
9047
9048
9049
9050
9051
9052
9053
9054
9055
9056
9057
9058
9059
9060
9061
9062
9063
9064
9065
9066
9067
9068
9069
9070
9071
9072
9073
9074
9075
9076
9077
9078
9079
9080
9081
9082
9083
9084
9085
9086
9087
9088
9089
9090
9091
9092
9093
9094
9095
9096
9097
9098
9099
9100
9101
9102
9103
9104
9105
9106
9107
9108
9109
9110
9111
9112
9113
9114
9115
9116
9117
9118
9119
9120
9121
9122
9123
9124
9125
9126
9127
9128
9129
9130
9131
9132
9133
9134
9135
9136
9137
9138
9139
9140
9141
9142
9143
9144
9145
9146
9147
9148
9149
9150
9151
9152
9153
9154
9155
9156
9157
9158
9159
9160
9161
9162
9163
9164
9165
9166
9167
9168
9169
9170
9171
9172
9173
9174
9175
9176
9177
9178
9179
9180
9181
9182
9183
9184
9185
9186
9187
9188
9189
9190
9191
9192
9193
9194
9195
9196
9197
9198
9199
9200
9201
9202
9203
9204
9205
9206
9207
9208
9209
9210
9211
9212
9213
9214
9215
9216
9217
9218
9219
9220
9221
9222
9223
9224
9225
9226
9227
9228
9229
9230
9231
9232
9233
9234
9235
9236
9237
9238
9239
9240
9241
9242
9243
9244
9245
9246
9247
9248
9249
9250
9251
9252
9253
9254
9255
9256
9257
9258
9259
9260
9261
9262
9263
9264
9265
9266
9267
9268
9269
9270
9271
9272
9273
9274
9275
9276
9277
9278
9279
9280
9281
9282
9283
9284
9285
9286
9287
9288
9289
9290
9291
9292
9293
9294
9295
9296
9297
9298
9299
9300
9301
9302
9303
9304
9305
9306
9307
9308
9309
9310
9311
9312
9313
9314
9315
9316
9317
9318
9319
9320
9321
9322
9323
9324
9325
9326
9327
9328
9329
9330
9331
9332
9333
9334
9335
9336
9337
9338
9339
9340
9341
9342
9343
9344
9345
9346
9347
9348
9349
9350
9351
9352
9353
9354
9355
9356
9357
9358
9359
9360
9361
9362
9363
9364
9365
9366
9367
9368
9369
9370
9371
9372
9373
9374
9375
9376
9377
9378
9379
9380
9381
9382
9383
9384
9385
9386
9387
9388
9389
9390
9391
9392
9393
9394
9395
9396
9397
9398
9399
9400
9401
9402
9403
9404
9405
9406
9407
9408
9409
9410
9411
9412
9413
9414
9415
9416
9417
9418
9419
9420
9421
9422
9423
9424
9425
9426
9427
9428
9429
9430
9431
9432
9433
9434
9435
9436
9437
9438
9439
9440
9441
9442
9443
9444
9445
9446
9447
9448
9449
9450
9451
9452
9453
9454
9455
9456
9457
9458
9459
9460
9461
9462
9463
9464
9465
9466
9467
9468
9469
9470
9471
9472
9473
9474
9475
9476
9477
9478
9479
9480
9481
9482
9483
9484
9485
9486
9487
9488
9489
9490
9491
9492
9493
9494
9495
9496
9497
9498
9499
9500
9501
9502
9503
9504
9505
9506
9507
9508
9509
9510
9511
9512
9513
9514
9515
9516
9517
9518
9519
9520
9521
9522
9523
9524
9525
9526
9527
9528
9529
9530
9531
9532
9533
9534
9535
9536
9537
9538
9539
9540
9541
9542
9543
9544
9545
9546
9547
9548
9549
9550
9551
9552
9553
9554
9555
9556
9557
9558
9559
9560
9561
9562
9563
9564
9565
9566
9567
9568
9569
9570
9571
9572
9573
9574
9575
9576
9577
9578
9579
9580
9581
9582
9583
9584
9585
9586
9587
9588
9589
9590
9591
9592
9593
9594
9595
9596
9597
9598
9599
9600
9601
9602
9603
9604
9605
9606
9607
9608
9609
9610
9611
9612
9613
9614
9615
9616
9617
9618
9619
9620
9621
9622
9623
9624
9625
9626
9627
9628
9629
9630
9631
9632
9633
9634
9635
9636
9637
9638
9639
9640
9641
9642
9643
9644
9645
9646
9647
9648
9649
9650
9651
9652
9653
9654
9655
9656
9657
9658
9659
9660
9661
9662
9663
9664
9665
9666
9667
9668
9669
9670
9671
9672
9673
9674
9675
9676
9677
9678
9679
9680
9681
9682
9683
9684
9685
9686
9687
9688
9689
9690
9691
9692
9693
9694
9695
9696
9697
9698
9699
9700
9701
9702
9703
9704
9705
9706
9707
9708
9709
9710
9711
9712
9713
9714
9715
9716
9717
9718
9719
9720
9721
9722
9723
9724
9725
9726
9727
9728
9729
9730
9731
9732
9733
9734
9735
9736
9737
9738
9739
9740
9741
9742
9743
9744
9745
9746
9747
9748
9749
9750
9751
9752
9753
9754
9755
9756
9757
9758
9759
9760
9761
9762
9763
9764
9765
9766
9767
9768
9769
9770
9771
9772
9773
9774
9775
9776
9777
9778
9779
9780
9781
9782
9783
9784
9785
9786
9787
9788
9789
9790
9791
9792
9793
9794
9795
9796
9797
9798
9799
9800
9801
9802
9803
9804
9805
9806
9807
9808
9809
9810
9811
9812
9813
9814
9815
9816
9817
9818
9819
9820
9821
9822
9823
9824
9825
9826
9827
9828
9829
9830
9831
9832
9833
9834
9835
9836
9837
9838
9839
9840
9841
9842
9843
9844
9845
9846
9847
9848
9849
9850
9851
9852
9853
9854
9855
9856
9857
9858
9859
9860
9861
9862
9863
9864
9865
9866
9867
9868
9869
9870
9871
9872
9873
9874
9875
9876
9877
9878
9879
9880
9881
9882
9883
9884
9885
9886
9887
9888
9889
9890
9891
9892
9893
9894
9895
9896
9897
9898
9899
9900
9901
9902
9903
9904
9905
9906
9907
9908
9909
9910
9911
9912
9913
9914
9915
9916
9917
9918
9919
9920
9921
9922
9923
9924
9925
9926
9927
9928
9929
9930
9931
9932
9933
9934
9935
9936
9937
9938
9939
9940
9941
9942
9943
9944
9945
9946
9947
9948
9949
9950
9951
9952
9953
9954
9955
9956
9957
9958
9959
9960
9961
9962
9963
9964
9965
9966
9967
9968
9969
9970
9971
9972
9973
9974
9975
9976
9977
9978
9979
9980
9981
9982
9983
9984
9985
9986
9987
9988
9989
9990
9991
9992
9993
9994
9995
9996
9997
9998
9999
10000
10001
10002
10003
10004
10005
10006
10007
10008
10009
10010
10011
10012
10013
10014
10015
10016
10017
10018
10019
10020
10021
10022
10023
10024
10025
10026
10027
10028
10029
10030
10031
10032
10033
10034
10035
10036
10037
10038
10039
10040
10041
10042
10043
10044
10045
10046
10047
10048
10049
10050
10051
10052
10053
10054
10055
10056
10057
10058
10059
10060
10061
10062
10063
10064
10065
10066
10067
10068
10069
10070
10071
10072
10073
10074
10075
10076
10077
10078
10079
10080
10081
10082
10083
10084
10085
10086
10087
10088
10089
10090
10091
10092
10093
10094
10095
10096
10097
10098
10099
10100
10101
10102
10103
10104
10105
10106
10107
10108
10109
10110
10111
10112
10113
10114
10115
10116
10117
10118
10119
10120
10121
10122
10123
10124
10125
10126
10127
10128
10129
10130
10131
10132
10133
10134
10135
10136
10137
10138
10139
10140
10141
10142
10143
10144
10145
10146
10147
10148
10149
10150
10151
10152
10153
10154
10155
10156
10157
10158
10159
10160
10161
10162
10163
10164
10165
10166
10167
10168
10169
10170
10171
10172
10173
10174
10175
10176
10177
10178
10179
10180
10181
10182
10183
10184
10185
10186
10187
10188
10189
10190
10191
10192
10193
10194
10195
10196
10197
10198
10199
10200
10201
10202
10203
10204
10205
10206
10207
10208
10209
10210
10211
10212
10213
10214
10215
10216
10217
10218
10219
10220
10221
10222
10223
10224
10225
10226
10227
10228
10229
10230
10231
10232
10233
10234
10235
10236
10237
10238
10239
10240
10241
10242
10243
10244
10245
10246
10247
10248
10249
10250
10251
10252
10253
10254
10255
10256
10257
10258
10259
10260
10261
10262
10263
10264
10265
10266
10267
10268
10269
10270
10271
10272
10273
10274
10275
10276
10277
10278
10279
10280
10281
10282
10283
10284
10285
10286
10287
10288
10289
10290
10291
10292
10293
10294
10295
10296
10297
10298
10299
10300
10301
10302
10303
10304
10305
10306
10307
10308
10309
10310
10311
10312
10313
10314
10315
10316
10317
10318
10319
10320
10321
10322
10323
10324
10325
10326
10327
10328
10329
10330
10331
10332
10333
10334
10335
10336
10337
10338
10339
10340
10341
10342
10343
10344
10345
10346
10347
10348
10349
10350
10351
10352
10353
10354
10355
10356
10357
10358
10359
10360
10361
10362
10363
10364
10365
10366
10367
10368
10369
10370
10371
10372
10373
10374
10375
10376
10377
10378
10379
10380
10381
10382
10383
10384
10385
10386
10387
10388
10389
10390
10391
10392
10393
10394
10395
10396
10397
10398
10399
10400
10401
10402
10403
10404
10405
10406
10407
10408
10409
10410
10411
10412
10413
10414
10415
10416
10417
10418
10419
10420
10421
10422
10423
10424
10425
10426
10427
10428
10429
10430
10431
10432
10433
10434
10435
10436
10437
10438
10439
10440
10441
10442
10443
10444
10445
10446
10447
10448
10449
10450
10451
10452
10453
10454
10455
10456
10457
10458
10459
10460
10461
10462
10463
10464
10465
10466
10467
10468
10469
10470
10471
10472
10473
10474
10475
10476
10477
10478
10479
10480
10481
10482
10483
10484
10485
10486
10487
10488
10489
10490
10491
10492
10493
10494
10495
10496
10497
10498
10499
10500
10501
10502
10503
10504
10505
10506
10507
10508
10509
10510
10511
10512
10513
10514
10515
10516
10517
10518
10519
10520
10521
10522
10523
10524
10525
10526
10527
10528
10529
10530
10531
10532
10533
10534
10535
10536
10537
10538
10539
10540
10541
10542
10543
10544
10545
10546
10547
10548
10549
10550
10551
10552
10553
10554
10555
10556
10557
10558
10559
10560
10561
10562
10563
10564
10565
10566
10567
10568
10569
10570
10571
10572
10573
10574
10575
10576
10577
10578
10579
10580
10581
10582
10583
10584
10585
10586
10587
10588
10589
10590
10591
10592
10593
10594
10595
10596
10597
10598
10599
10600
10601
10602
10603
10604
10605
10606
10607
10608
10609
10610
10611
10612
10613
10614
10615
10616
10617
10618
10619
10620
10621
10622
10623
10624
10625
10626
10627
10628
10629
10630
10631
10632
10633
10634
10635
10636
10637
10638
10639
10640
10641
10642
10643
10644
10645
10646
10647
10648
10649
10650
10651
10652
10653
10654
10655
10656
10657
10658
10659
10660
10661
10662
10663
10664
10665
10666
10667
10668
10669
10670
10671
10672
10673
10674
10675
10676
10677
10678
10679
10680
10681
10682
10683
10684
10685
10686
10687
10688
10689
10690
10691
10692
10693
10694
10695
10696
10697
10698
10699
10700
10701
10702
10703
10704
10705
10706
10707
10708
10709
10710
10711
10712
10713
10714
10715
10716
10717
10718
10719
10720
10721
10722
10723
10724
10725
10726
10727
10728
10729
10730
10731
10732
10733
10734
10735
10736
10737
10738
10739
10740
10741
10742
10743
10744
10745
10746
10747
10748
10749
10750
10751
10752
10753
10754
10755
10756
10757
10758
10759
10760
10761
10762
10763
10764
10765
10766
10767
10768
10769
10770
10771
10772
10773
10774
10775
10776
10777
10778
10779
10780
10781
10782
10783
10784
10785
10786
10787
10788
10789
|
/*
* Southern Islands Register documentation
*
* Copyright (C) 2011 Advanced Micro Devices, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS
* OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE COPYRIGHT HOLDER(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN
* AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef SID_H
#define SID_H
/* si values */
#define SI_CONFIG_REG_OFFSET 0x00008000
#define SI_CONFIG_REG_END 0x0000B000
#define SI_SH_REG_OFFSET 0x0000B000
#define SI_SH_REG_END 0x0000C000
#define SI_CONTEXT_REG_OFFSET 0x00028000
#define SI_CONTEXT_REG_END 0x00029000
#define CIK_UCONFIG_REG_OFFSET 0x00030000
#define CIK_UCONFIG_REG_END 0x00031000
#define EVENT_TYPE_CACHE_FLUSH 0x6
#define EVENT_TYPE_PS_PARTIAL_FLUSH 0x10
#define EVENT_TYPE_CACHE_FLUSH_AND_INV_TS_EVENT 0x14
#define EVENT_TYPE_ZPASS_DONE 0x15
#define EVENT_TYPE_CACHE_FLUSH_AND_INV_EVENT 0x16
#define EVENT_TYPE_SO_VGTSTREAMOUT_FLUSH 0x1f
#define EVENT_TYPE_SAMPLE_STREAMOUTSTATS 0x20
#define EVENT_TYPE(x) ((x) << 0)
#define EVENT_INDEX(x) ((x) << 8)
/* 0 - any non-TS event
* 1 - ZPASS_DONE
* 2 - SAMPLE_PIPELINESTAT
* 3 - SAMPLE_STREAMOUTSTAT*
* 4 - *S_PARTIAL_FLUSH
* 5 - TS events
*/
#define EVENT_WRITE_INV_L2 0x100000
#define PREDICATION_OP_CLEAR 0x0
#define PREDICATION_OP_ZPASS 0x1
#define PREDICATION_OP_PRIMCOUNT 0x2
#define PRED_OP(x) ((x) << 16)
#define PREDICATION_CONTINUE (1 << 31)
#define PREDICATION_HINT_WAIT (0 << 12)
#define PREDICATION_HINT_NOWAIT_DRAW (1 << 12)
#define PREDICATION_DRAW_NOT_VISIBLE (0 << 8)
#define PREDICATION_DRAW_VISIBLE (1 << 8)
#define R600_TEXEL_PITCH_ALIGNMENT_MASK 0x7
#define PKT3_NOP 0x10
#define PKT3_SET_BASE 0x11
#define PKT3_CLEAR_STATE 0x12
#define PKT3_INDEX_BUFFER_SIZE 0x13
#define PKT3_DISPATCH_DIRECT 0x15
#define PKT3_DISPATCH_INDIRECT 0x16
#define PKT3_OCCLUSION_QUERY 0x1F /* new for CIK */
#define PKT3_SET_PREDICATION 0x20
#define PKT3_COND_EXEC 0x22
#define PKT3_PRED_EXEC 0x23
#define PKT3_DRAW_INDIRECT 0x24
#define PKT3_DRAW_INDEX_INDIRECT 0x25
#define PKT3_INDEX_BASE 0x26
#define PKT3_DRAW_INDEX_2 0x27
#define PKT3_CONTEXT_CONTROL 0x28
#define PKT3_INDEX_TYPE 0x2A
#define PKT3_DRAW_INDIRECT_MULTI 0x2C
#define PKT3_DRAW_INDEX_AUTO 0x2D
#define PKT3_DRAW_INDEX_IMMD 0x2E /* not on CIK */
#define PKT3_NUM_INSTANCES 0x2F
#define PKT3_DRAW_INDEX_MULTI_AUTO 0x30
#define PKT3_INDIRECT_BUFFER 0x32
#define PKT3_STRMOUT_BUFFER_UPDATE 0x34
#define PKT3_DRAW_INDEX_OFFSET_2 0x35
#define PKT3_DRAW_PREAMBLE 0x36 /* new on CIK, required on GFX7.2 and later */
#define PKT3_WRITE_DATA 0x37
#define PKT3_WRITE_DATA_DST_SEL(x) ((x) << 8)
#define PKT3_WRITE_DATA_DST_SEL_REG 0
#define PKT3_WRITE_DATA_DST_SEL_MEM_SYNC 1
#define PKT3_WRITE_DATA_DST_SEL_TC_L2 2
#define PKT3_WRITE_DATA_DST_SEL_GDS 3
#define PKT3_WRITE_DATA_DST_SEL_RESERVED_4 4
#define PKT3_WRITE_DATA_DST_SEL_MEM_ASYNC 5
#define PKT3_WR_ONE_ADDR (1 << 16)
#define PKT3_WRITE_DATA_WR_CONFIRM (1 << 20)
#define PKT3_WRITE_DATA_ENGINE_SEL(x) ((x) << 30)
#define PKT3_WRITE_DATA_ENGINE_SEL_ME 0
#define PKT3_WRITE_DATA_ENGINE_SEL_PFP 1
#define PKT3_WRITE_DATA_ENGINE_SEL_CE 2
#define PKT3_DRAW_INDEX_INDIRECT_MULTI 0x38
#define PKT3_MEM_SEMAPHORE 0x39
#define PKT3_MPEG_INDEX 0x3A /* not on CIK */
#define PKT3_WAIT_REG_MEM 0x3C
#define WAIT_REG_MEM_EQUAL 3
#define PKT3_MEM_WRITE 0x3D /* not on CIK */
#define PKT3_COPY_DATA 0x40
#define COPY_DATA_SRC_SEL(x) ((x) & 0xf)
#define COPY_DATA_REG 0
#define COPY_DATA_MEM 1
#define COPY_DATA_DST_SEL(x) (((x) & 0xf) << 8)
#define COPY_DATA_WR_CONFIRM (1 << 20)
#define PKT3_SURFACE_SYNC 0x43 /* deprecated on CIK, use ACQUIRE_MEM */
#define PKT3_ME_INITIALIZE 0x44 /* not on CIK */
#define PKT3_COND_WRITE 0x45
#define PKT3_EVENT_WRITE 0x46
#define PKT3_EVENT_WRITE_EOP 0x47
#define PKT3_EVENT_WRITE_EOS 0x48
#define PKT3_ONE_REG_WRITE 0x57 /* not on CIK */
#define PKT3_ACQUIRE_MEM 0x58 /* new for CIK */
#define PKT3_SET_CONFIG_REG 0x68
#define PKT3_SET_CONTEXT_REG 0x69
#define PKT3_SET_SH_REG 0x76
#define PKT3_SET_SH_REG_OFFSET 0x77
#define PKT3_SET_UCONFIG_REG 0x79 /* new for CIK */
#define PKT_TYPE_S(x) (((x) & 0x3) << 30)
#define PKT_TYPE_G(x) (((x) >> 30) & 0x3)
#define PKT_TYPE_C 0x3FFFFFFF
#define PKT_COUNT_S(x) (((x) & 0x3FFF) << 16)
#define PKT_COUNT_G(x) (((x) >> 16) & 0x3FFF)
#define PKT_COUNT_C 0xC000FFFF
#define PKT0_BASE_INDEX_S(x) (((x) & 0xFFFF) << 0)
#define PKT0_BASE_INDEX_G(x) (((x) >> 0) & 0xFFFF)
#define PKT0_BASE_INDEX_C 0xFFFF0000
#define PKT3_IT_OPCODE_S(x) (((x) & 0xFF) << 8)
#define PKT3_IT_OPCODE_G(x) (((x) >> 8) & 0xFF)
#define PKT3_IT_OPCODE_C 0xFFFF00FF
#define PKT3_PREDICATE(x) (((x) >> 0) & 0x1)
#define PKT3_SHADER_TYPE_S(x) (((x) & 0x1) << 1)
#define PKT0(index, count) (PKT_TYPE_S(0) | PKT0_BASE_INDEX_S(index) | PKT_COUNT_S(count))
#define PKT3(op, count, predicate) (PKT_TYPE_S(3) | PKT_COUNT_S(count) | PKT3_IT_OPCODE_S(op) | PKT3_PREDICATE(predicate))
#define PKT3_CP_DMA 0x41
/* 1. header
* 2. SRC_ADDR_LO [31:0] or DATA [31:0]
* 3. CP_SYNC [31] | SRC_SEL [30:29] | ENGINE [27] | DST_SEL [21:20] | SRC_ADDR_HI [15:0]
* 4. DST_ADDR_LO [31:0]
* 5. DST_ADDR_HI [15:0]
* 6. COMMAND [29:22] | BYTE_COUNT [20:0]
*/
#define PKT3_CP_DMA_CP_SYNC (1 << 31)
#define PKT3_CP_DMA_SRC_SEL(x) ((x) << 29)
/* 0 - SRC_ADDR
* 1 - GDS (program SAS to 1 as well)
* 2 - DATA
* 3 - SRC_ADDR using TC L2 (DMA_DATA only)
*/
#define PKT3_CP_DMA_DST_SEL(x) ((x) << 20)
/* 0 - DST_ADDR
* 1 - GDS (program DAS to 1 as well)
* 3 - DST_ADDR using TC L2 (DMA_DATA only)
*/
/* COMMAND */
#define PKT3_CP_DMA_CMD_SRC_SWAP(x) ((x) << 23)
/* 0 - none
* 1 - 8 in 16
* 2 - 8 in 32
* 3 - 8 in 64
*/
#define PKT3_CP_DMA_CMD_DST_SWAP(x) ((x) << 24)
/* 0 - none
* 1 - 8 in 16
* 2 - 8 in 32
* 3 - 8 in 64
*/
#define PKT3_CP_DMA_CMD_SAS (1 << 26)
/* 0 - memory
* 1 - register
*/
#define PKT3_CP_DMA_CMD_DAS (1 << 27)
/* 0 - memory
* 1 - register
*/
#define PKT3_CP_DMA_CMD_SAIC (1 << 28)
#define PKT3_CP_DMA_CMD_DAIC (1 << 29)
#define PKT3_CP_DMA_CMD_RAW_WAIT (1 << 30)
#define PKT3_DMA_DATA 0x50 /* new for CIK */
/* 1. header
* 2. CP_SYNC [31] | SRC_SEL [30:29] | DST_SEL [21:20] | ENGINE [0]
* 2. SRC_ADDR_LO [31:0] or DATA [31:0]
* 3. SRC_ADDR_HI [31:0]
* 4. DST_ADDR_LO [31:0]
* 5. DST_ADDR_HI [31:0]
* 6. COMMAND [29:22] | BYTE_COUNT [20:0]
*/
#define R_000E4C_SRBM_STATUS2 0x000E4C
#define S_000E4C_SDMA_RQ_PENDING(x) (((x) & 0x1) << 0)
#define G_000E4C_SDMA_RQ_PENDING(x) (((x) >> 0) & 0x1)
#define C_000E4C_SDMA_RQ_PENDING 0xFFFFFFFE
#define S_000E4C_TST_RQ_PENDING(x) (((x) & 0x1) << 1)
#define G_000E4C_TST_RQ_PENDING(x) (((x) >> 1) & 0x1)
#define C_000E4C_TST_RQ_PENDING 0xFFFFFFFD
#define S_000E4C_SDMA1_RQ_PENDING(x) (((x) & 0x1) << 2)
#define G_000E4C_SDMA1_RQ_PENDING(x) (((x) >> 2) & 0x1)
#define C_000E4C_SDMA1_RQ_PENDING 0xFFFFFFFB
#define S_000E4C_VCE0_RQ_PENDING(x) (((x) & 0x1) << 3)
#define G_000E4C_VCE0_RQ_PENDING(x) (((x) >> 3) & 0x1)
#define C_000E4C_VCE0_RQ_PENDING 0xFFFFFFF7
#define S_000E4C_VP8_BUSY(x) (((x) & 0x1) << 4)
#define G_000E4C_VP8_BUSY(x) (((x) >> 4) & 0x1)
#define C_000E4C_VP8_BUSY 0xFFFFFFEF
#define S_000E4C_SDMA_BUSY(x) (((x) & 0x1) << 5)
#define G_000E4C_SDMA_BUSY(x) (((x) >> 5) & 0x1)
#define C_000E4C_SDMA_BUSY 0xFFFFFFDF
#define S_000E4C_SDMA1_BUSY(x) (((x) & 0x1) << 6)
#define G_000E4C_SDMA1_BUSY(x) (((x) >> 6) & 0x1)
#define C_000E4C_SDMA1_BUSY 0xFFFFFFBF
#define S_000E4C_VCE0_BUSY(x) (((x) & 0x1) << 7)
#define G_000E4C_VCE0_BUSY(x) (((x) >> 7) & 0x1)
#define C_000E4C_VCE0_BUSY 0xFFFFFF7F
#define S_000E4C_XDMA_BUSY(x) (((x) & 0x1) << 8)
#define G_000E4C_XDMA_BUSY(x) (((x) >> 8) & 0x1)
#define C_000E4C_XDMA_BUSY 0xFFFFFEFF
#define S_000E4C_CHUB_BUSY(x) (((x) & 0x1) << 9)
#define G_000E4C_CHUB_BUSY(x) (((x) >> 9) & 0x1)
#define C_000E4C_CHUB_BUSY 0xFFFFFDFF
#define S_000E4C_SDMA2_BUSY(x) (((x) & 0x1) << 10)
#define G_000E4C_SDMA2_BUSY(x) (((x) >> 10) & 0x1)
#define C_000E4C_SDMA2_BUSY 0xFFFFFBFF
#define S_000E4C_SDMA3_BUSY(x) (((x) & 0x1) << 11)
#define G_000E4C_SDMA3_BUSY(x) (((x) >> 11) & 0x1)
#define C_000E4C_SDMA3_BUSY 0xFFFFF7FF
#define S_000E4C_SAMSCP_BUSY(x) (((x) & 0x1) << 12)
#define G_000E4C_SAMSCP_BUSY(x) (((x) >> 12) & 0x1)
#define C_000E4C_SAMSCP_BUSY 0xFFFFEFFF
#define S_000E4C_ISP_BUSY(x) (((x) & 0x1) << 13)
#define G_000E4C_ISP_BUSY(x) (((x) >> 13) & 0x1)
#define C_000E4C_ISP_BUSY 0xFFFFDFFF
#define S_000E4C_VCE1_BUSY(x) (((x) & 0x1) << 14)
#define G_000E4C_VCE1_BUSY(x) (((x) >> 14) & 0x1)
#define C_000E4C_VCE1_BUSY 0xFFFFBFFF
#define S_000E4C_ODE_BUSY(x) (((x) & 0x1) << 15)
#define G_000E4C_ODE_BUSY(x) (((x) >> 15) & 0x1)
#define C_000E4C_ODE_BUSY 0xFFFF7FFF
#define S_000E4C_SDMA2_RQ_PENDING(x) (((x) & 0x1) << 16)
#define G_000E4C_SDMA2_RQ_PENDING(x) (((x) >> 16) & 0x1)
#define C_000E4C_SDMA2_RQ_PENDING 0xFFFEFFFF
#define S_000E4C_SDMA3_RQ_PENDING(x) (((x) & 0x1) << 17)
#define G_000E4C_SDMA3_RQ_PENDING(x) (((x) >> 17) & 0x1)
#define C_000E4C_SDMA3_RQ_PENDING 0xFFFDFFFF
#define S_000E4C_SAMSCP_RQ_PENDING(x) (((x) & 0x1) << 18)
#define G_000E4C_SAMSCP_RQ_PENDING(x) (((x) >> 18) & 0x1)
#define C_000E4C_SAMSCP_RQ_PENDING 0xFFFBFFFF
#define S_000E4C_ISP_RQ_PENDING(x) (((x) & 0x1) << 19)
#define G_000E4C_ISP_RQ_PENDING(x) (((x) >> 19) & 0x1)
#define C_000E4C_ISP_RQ_PENDING 0xFFF7FFFF
#define S_000E4C_VCE1_RQ_PENDING(x) (((x) & 0x1) << 20)
#define G_000E4C_VCE1_RQ_PENDING(x) (((x) >> 20) & 0x1)
#define C_000E4C_VCE1_RQ_PENDING 0xFFEFFFFF
#define R_000E50_SRBM_STATUS 0x000E50
#define S_000E50_UVD_RQ_PENDING(x) (((x) & 0x1) << 1)
#define G_000E50_UVD_RQ_PENDING(x) (((x) >> 1) & 0x1)
#define C_000E50_UVD_RQ_PENDING 0xFFFFFFFD
#define S_000E50_SAMMSP_RQ_PENDING(x) (((x) & 0x1) << 2)
#define G_000E50_SAMMSP_RQ_PENDING(x) (((x) >> 2) & 0x1)
#define C_000E50_SAMMSP_RQ_PENDING 0xFFFFFFFB
#define S_000E50_ACP_RQ_PENDING(x) (((x) & 0x1) << 3)
#define G_000E50_ACP_RQ_PENDING(x) (((x) >> 3) & 0x1)
#define C_000E50_ACP_RQ_PENDING 0xFFFFFFF7
#define S_000E50_SMU_RQ_PENDING(x) (((x) & 0x1) << 4)
#define G_000E50_SMU_RQ_PENDING(x) (((x) >> 4) & 0x1)
#define C_000E50_SMU_RQ_PENDING 0xFFFFFFEF
#define S_000E50_GRBM_RQ_PENDING(x) (((x) & 0x1) << 5)
#define G_000E50_GRBM_RQ_PENDING(x) (((x) >> 5) & 0x1)
#define C_000E50_GRBM_RQ_PENDING 0xFFFFFFDF
#define S_000E50_HI_RQ_PENDING(x) (((x) & 0x1) << 6)
#define G_000E50_HI_RQ_PENDING(x) (((x) >> 6) & 0x1)
#define C_000E50_HI_RQ_PENDING 0xFFFFFFBF
#define S_000E50_VMC_BUSY(x) (((x) & 0x1) << 8)
#define G_000E50_VMC_BUSY(x) (((x) >> 8) & 0x1)
#define C_000E50_VMC_BUSY 0xFFFFFEFF
#define S_000E50_MCB_BUSY(x) (((x) & 0x1) << 9)
#define G_000E50_MCB_BUSY(x) (((x) >> 9) & 0x1)
#define C_000E50_MCB_BUSY 0xFFFFFDFF
#define S_000E50_MCB_NON_DISPLAY_BUSY(x) (((x) & 0x1) << 10)
#define G_000E50_MCB_NON_DISPLAY_BUSY(x) (((x) >> 10) & 0x1)
#define C_000E50_MCB_NON_DISPLAY_BUSY 0xFFFFFBFF
#define S_000E50_MCC_BUSY(x) (((x) & 0x1) << 11)
#define G_000E50_MCC_BUSY(x) (((x) >> 11) & 0x1)
#define C_000E50_MCC_BUSY 0xFFFFF7FF
#define S_000E50_MCD_BUSY(x) (((x) & 0x1) << 12)
#define G_000E50_MCD_BUSY(x) (((x) >> 12) & 0x1)
#define C_000E50_MCD_BUSY 0xFFFFEFFF
#define S_000E50_VMC1_BUSY(x) (((x) & 0x1) << 13)
#define G_000E50_VMC1_BUSY(x) (((x) >> 13) & 0x1)
#define C_000E50_VMC1_BUSY 0xFFFFDFFF
#define S_000E50_SEM_BUSY(x) (((x) & 0x1) << 14)
#define G_000E50_SEM_BUSY(x) (((x) >> 14) & 0x1)
#define C_000E50_SEM_BUSY 0xFFFFBFFF
#define S_000E50_ACP_BUSY(x) (((x) & 0x1) << 16)
#define G_000E50_ACP_BUSY(x) (((x) >> 16) & 0x1)
#define C_000E50_ACP_BUSY 0xFFFEFFFF
#define S_000E50_IH_BUSY(x) (((x) & 0x1) << 17)
#define G_000E50_IH_BUSY(x) (((x) >> 17) & 0x1)
#define C_000E50_IH_BUSY 0xFFFDFFFF
#define S_000E50_UVD_BUSY(x) (((x) & 0x1) << 19)
#define G_000E50_UVD_BUSY(x) (((x) >> 19) & 0x1)
#define C_000E50_UVD_BUSY 0xFFF7FFFF
#define S_000E50_SAMMSP_BUSY(x) (((x) & 0x1) << 20)
#define G_000E50_SAMMSP_BUSY(x) (((x) >> 20) & 0x1)
#define C_000E50_SAMMSP_BUSY 0xFFEFFFFF
#define S_000E50_GCATCL2_BUSY(x) (((x) & 0x1) << 21)
#define G_000E50_GCATCL2_BUSY(x) (((x) >> 21) & 0x1)
#define C_000E50_GCATCL2_BUSY 0xFFDFFFFF
#define S_000E50_OSATCL2_BUSY(x) (((x) & 0x1) << 22)
#define G_000E50_OSATCL2_BUSY(x) (((x) >> 22) & 0x1)
#define C_000E50_OSATCL2_BUSY 0xFFBFFFFF
#define S_000E50_BIF_BUSY(x) (((x) & 0x1) << 29)
#define G_000E50_BIF_BUSY(x) (((x) >> 29) & 0x1)
#define C_000E50_BIF_BUSY 0xDFFFFFFF
#define R_000E54_SRBM_STATUS3 0x000E54
#define S_000E54_MCC0_BUSY(x) (((x) & 0x1) << 0)
#define G_000E54_MCC0_BUSY(x) (((x) >> 0) & 0x1)
#define C_000E54_MCC0_BUSY 0xFFFFFFFE
#define S_000E54_MCC1_BUSY(x) (((x) & 0x1) << 1)
#define G_000E54_MCC1_BUSY(x) (((x) >> 1) & 0x1)
#define C_000E54_MCC1_BUSY 0xFFFFFFFD
#define S_000E54_MCC2_BUSY(x) (((x) & 0x1) << 2)
#define G_000E54_MCC2_BUSY(x) (((x) >> 2) & 0x1)
#define C_000E54_MCC2_BUSY 0xFFFFFFFB
#define S_000E54_MCC3_BUSY(x) (((x) & 0x1) << 3)
#define G_000E54_MCC3_BUSY(x) (((x) >> 3) & 0x1)
#define C_000E54_MCC3_BUSY 0xFFFFFFF7
#define S_000E54_MCC4_BUSY(x) (((x) & 0x1) << 4)
#define G_000E54_MCC4_BUSY(x) (((x) >> 4) & 0x1)
#define C_000E54_MCC4_BUSY 0xFFFFFFEF
#define S_000E54_MCC5_BUSY(x) (((x) & 0x1) << 5)
#define G_000E54_MCC5_BUSY(x) (((x) >> 5) & 0x1)
#define C_000E54_MCC5_BUSY 0xFFFFFFDF
#define S_000E54_MCC6_BUSY(x) (((x) & 0x1) << 6)
#define G_000E54_MCC6_BUSY(x) (((x) >> 6) & 0x1)
#define C_000E54_MCC6_BUSY 0xFFFFFFBF
#define S_000E54_MCC7_BUSY(x) (((x) & 0x1) << 7)
#define G_000E54_MCC7_BUSY(x) (((x) >> 7) & 0x1)
#define C_000E54_MCC7_BUSY 0xFFFFFF7F
#define S_000E54_MCD0_BUSY(x) (((x) & 0x1) << 8)
#define G_000E54_MCD0_BUSY(x) (((x) >> 8) & 0x1)
#define C_000E54_MCD0_BUSY 0xFFFFFEFF
#define S_000E54_MCD1_BUSY(x) (((x) & 0x1) << 9)
#define G_000E54_MCD1_BUSY(x) (((x) >> 9) & 0x1)
#define C_000E54_MCD1_BUSY 0xFFFFFDFF
#define S_000E54_MCD2_BUSY(x) (((x) & 0x1) << 10)
#define G_000E54_MCD2_BUSY(x) (((x) >> 10) & 0x1)
#define C_000E54_MCD2_BUSY 0xFFFFFBFF
#define S_000E54_MCD3_BUSY(x) (((x) & 0x1) << 11)
#define G_000E54_MCD3_BUSY(x) (((x) >> 11) & 0x1)
#define C_000E54_MCD3_BUSY 0xFFFFF7FF
#define S_000E54_MCD4_BUSY(x) (((x) & 0x1) << 12)
#define G_000E54_MCD4_BUSY(x) (((x) >> 12) & 0x1)
#define C_000E54_MCD4_BUSY 0xFFFFEFFF
#define S_000E54_MCD5_BUSY(x) (((x) & 0x1) << 13)
#define G_000E54_MCD5_BUSY(x) (((x) >> 13) & 0x1)
#define C_000E54_MCD5_BUSY 0xFFFFDFFF
#define S_000E54_MCD6_BUSY(x) (((x) & 0x1) << 14)
#define G_000E54_MCD6_BUSY(x) (((x) >> 14) & 0x1)
#define C_000E54_MCD6_BUSY 0xFFFFBFFF
#define S_000E54_MCD7_BUSY(x) (((x) & 0x1) << 15)
#define G_000E54_MCD7_BUSY(x) (((x) >> 15) & 0x1)
#define C_000E54_MCD7_BUSY 0xFFFF7FFF
#define R_00D034_SDMA0_STATUS_REG 0x00D034
#define S_00D034_IDLE(x) (((x) & 0x1) << 0)
#define G_00D034_IDLE(x) (((x) >> 0) & 0x1)
#define C_00D034_IDLE 0xFFFFFFFE
#define S_00D034_REG_IDLE(x) (((x) & 0x1) << 1)
#define G_00D034_REG_IDLE(x) (((x) >> 1) & 0x1)
#define C_00D034_REG_IDLE 0xFFFFFFFD
#define S_00D034_RB_EMPTY(x) (((x) & 0x1) << 2)
#define G_00D034_RB_EMPTY(x) (((x) >> 2) & 0x1)
#define C_00D034_RB_EMPTY 0xFFFFFFFB
#define S_00D034_RB_FULL(x) (((x) & 0x1) << 3)
#define G_00D034_RB_FULL(x) (((x) >> 3) & 0x1)
#define C_00D034_RB_FULL 0xFFFFFFF7
#define S_00D034_RB_CMD_IDLE(x) (((x) & 0x1) << 4)
#define G_00D034_RB_CMD_IDLE(x) (((x) >> 4) & 0x1)
#define C_00D034_RB_CMD_IDLE 0xFFFFFFEF
#define S_00D034_RB_CMD_FULL(x) (((x) & 0x1) << 5)
#define G_00D034_RB_CMD_FULL(x) (((x) >> 5) & 0x1)
#define C_00D034_RB_CMD_FULL 0xFFFFFFDF
#define S_00D034_IB_CMD_IDLE(x) (((x) & 0x1) << 6)
#define G_00D034_IB_CMD_IDLE(x) (((x) >> 6) & 0x1)
#define C_00D034_IB_CMD_IDLE 0xFFFFFFBF
#define S_00D034_IB_CMD_FULL(x) (((x) & 0x1) << 7)
#define G_00D034_IB_CMD_FULL(x) (((x) >> 7) & 0x1)
#define C_00D034_IB_CMD_FULL 0xFFFFFF7F
#define S_00D034_BLOCK_IDLE(x) (((x) & 0x1) << 8)
#define G_00D034_BLOCK_IDLE(x) (((x) >> 8) & 0x1)
#define C_00D034_BLOCK_IDLE 0xFFFFFEFF
#define S_00D034_INSIDE_IB(x) (((x) & 0x1) << 9)
#define G_00D034_INSIDE_IB(x) (((x) >> 9) & 0x1)
#define C_00D034_INSIDE_IB 0xFFFFFDFF
#define S_00D034_EX_IDLE(x) (((x) & 0x1) << 10)
#define G_00D034_EX_IDLE(x) (((x) >> 10) & 0x1)
#define C_00D034_EX_IDLE 0xFFFFFBFF
#define S_00D034_EX_IDLE_POLL_TIMER_EXPIRE(x) (((x) & 0x1) << 11)
#define G_00D034_EX_IDLE_POLL_TIMER_EXPIRE(x) (((x) >> 11) & 0x1)
#define C_00D034_EX_IDLE_POLL_TIMER_EXPIRE 0xFFFFF7FF
#define S_00D034_PACKET_READY(x) (((x) & 0x1) << 12)
#define G_00D034_PACKET_READY(x) (((x) >> 12) & 0x1)
#define C_00D034_PACKET_READY 0xFFFFEFFF
#define S_00D034_MC_WR_IDLE(x) (((x) & 0x1) << 13)
#define G_00D034_MC_WR_IDLE(x) (((x) >> 13) & 0x1)
#define C_00D034_MC_WR_IDLE 0xFFFFDFFF
#define S_00D034_SRBM_IDLE(x) (((x) & 0x1) << 14)
#define G_00D034_SRBM_IDLE(x) (((x) >> 14) & 0x1)
#define C_00D034_SRBM_IDLE 0xFFFFBFFF
#define S_00D034_CONTEXT_EMPTY(x) (((x) & 0x1) << 15)
#define G_00D034_CONTEXT_EMPTY(x) (((x) >> 15) & 0x1)
#define C_00D034_CONTEXT_EMPTY 0xFFFF7FFF
#define S_00D034_DELTA_RPTR_FULL(x) (((x) & 0x1) << 16)
#define G_00D034_DELTA_RPTR_FULL(x) (((x) >> 16) & 0x1)
#define C_00D034_DELTA_RPTR_FULL 0xFFFEFFFF
#define S_00D034_RB_MC_RREQ_IDLE(x) (((x) & 0x1) << 17)
#define G_00D034_RB_MC_RREQ_IDLE(x) (((x) >> 17) & 0x1)
#define C_00D034_RB_MC_RREQ_IDLE 0xFFFDFFFF
#define S_00D034_IB_MC_RREQ_IDLE(x) (((x) & 0x1) << 18)
#define G_00D034_IB_MC_RREQ_IDLE(x) (((x) >> 18) & 0x1)
#define C_00D034_IB_MC_RREQ_IDLE 0xFFFBFFFF
#define S_00D034_MC_RD_IDLE(x) (((x) & 0x1) << 19)
#define G_00D034_MC_RD_IDLE(x) (((x) >> 19) & 0x1)
#define C_00D034_MC_RD_IDLE 0xFFF7FFFF
#define S_00D034_DELTA_RPTR_EMPTY(x) (((x) & 0x1) << 20)
#define G_00D034_DELTA_RPTR_EMPTY(x) (((x) >> 20) & 0x1)
#define C_00D034_DELTA_RPTR_EMPTY 0xFFEFFFFF
#define S_00D034_MC_RD_RET_STALL(x) (((x) & 0x1) << 21)
#define G_00D034_MC_RD_RET_STALL(x) (((x) >> 21) & 0x1)
#define C_00D034_MC_RD_RET_STALL 0xFFDFFFFF
#define S_00D034_MC_RD_NO_POLL_IDLE(x) (((x) & 0x1) << 22)
#define G_00D034_MC_RD_NO_POLL_IDLE(x) (((x) >> 22) & 0x1)
#define C_00D034_MC_RD_NO_POLL_IDLE 0xFFBFFFFF
#define S_00D034_PREV_CMD_IDLE(x) (((x) & 0x1) << 25)
#define G_00D034_PREV_CMD_IDLE(x) (((x) >> 25) & 0x1)
#define C_00D034_PREV_CMD_IDLE 0xFDFFFFFF
#define S_00D034_SEM_IDLE(x) (((x) & 0x1) << 26)
#define G_00D034_SEM_IDLE(x) (((x) >> 26) & 0x1)
#define C_00D034_SEM_IDLE 0xFBFFFFFF
#define S_00D034_SEM_REQ_STALL(x) (((x) & 0x1) << 27)
#define G_00D034_SEM_REQ_STALL(x) (((x) >> 27) & 0x1)
#define C_00D034_SEM_REQ_STALL 0xF7FFFFFF
#define S_00D034_SEM_RESP_STATE(x) (((x) & 0x03) << 28)
#define G_00D034_SEM_RESP_STATE(x) (((x) >> 28) & 0x03)
#define C_00D034_SEM_RESP_STATE 0xCFFFFFFF
#define S_00D034_INT_IDLE(x) (((x) & 0x1) << 30)
#define G_00D034_INT_IDLE(x) (((x) >> 30) & 0x1)
#define C_00D034_INT_IDLE 0xBFFFFFFF
#define S_00D034_INT_REQ_STALL(x) (((x) & 0x1) << 31)
#define G_00D034_INT_REQ_STALL(x) (((x) >> 31) & 0x1)
#define C_00D034_INT_REQ_STALL 0x7FFFFFFF
#define R_00D834_SDMA1_STATUS_REG 0x00D834
#define R_008008_GRBM_STATUS2 0x008008
#define S_008008_ME0PIPE1_CMDFIFO_AVAIL(x) (((x) & 0x0F) << 0)
#define G_008008_ME0PIPE1_CMDFIFO_AVAIL(x) (((x) >> 0) & 0x0F)
#define C_008008_ME0PIPE1_CMDFIFO_AVAIL 0xFFFFFFF0
#define S_008008_ME0PIPE1_CF_RQ_PENDING(x) (((x) & 0x1) << 4)
#define G_008008_ME0PIPE1_CF_RQ_PENDING(x) (((x) >> 4) & 0x1)
#define C_008008_ME0PIPE1_CF_RQ_PENDING 0xFFFFFFEF
#define S_008008_ME0PIPE1_PF_RQ_PENDING(x) (((x) & 0x1) << 5)
#define G_008008_ME0PIPE1_PF_RQ_PENDING(x) (((x) >> 5) & 0x1)
#define C_008008_ME0PIPE1_PF_RQ_PENDING 0xFFFFFFDF
#define S_008008_ME1PIPE0_RQ_PENDING(x) (((x) & 0x1) << 6)
#define G_008008_ME1PIPE0_RQ_PENDING(x) (((x) >> 6) & 0x1)
#define C_008008_ME1PIPE0_RQ_PENDING 0xFFFFFFBF
#define S_008008_ME1PIPE1_RQ_PENDING(x) (((x) & 0x1) << 7)
#define G_008008_ME1PIPE1_RQ_PENDING(x) (((x) >> 7) & 0x1)
#define C_008008_ME1PIPE1_RQ_PENDING 0xFFFFFF7F
#define S_008008_ME1PIPE2_RQ_PENDING(x) (((x) & 0x1) << 8)
#define G_008008_ME1PIPE2_RQ_PENDING(x) (((x) >> 8) & 0x1)
#define C_008008_ME1PIPE2_RQ_PENDING 0xFFFFFEFF
#define S_008008_ME1PIPE3_RQ_PENDING(x) (((x) & 0x1) << 9)
#define G_008008_ME1PIPE3_RQ_PENDING(x) (((x) >> 9) & 0x1)
#define C_008008_ME1PIPE3_RQ_PENDING 0xFFFFFDFF
#define S_008008_ME2PIPE0_RQ_PENDING(x) (((x) & 0x1) << 10)
#define G_008008_ME2PIPE0_RQ_PENDING(x) (((x) >> 10) & 0x1)
#define C_008008_ME2PIPE0_RQ_PENDING 0xFFFFFBFF
#define S_008008_ME2PIPE1_RQ_PENDING(x) (((x) & 0x1) << 11)
#define G_008008_ME2PIPE1_RQ_PENDING(x) (((x) >> 11) & 0x1)
#define C_008008_ME2PIPE1_RQ_PENDING 0xFFFFF7FF
#define S_008008_ME2PIPE2_RQ_PENDING(x) (((x) & 0x1) << 12)
#define G_008008_ME2PIPE2_RQ_PENDING(x) (((x) >> 12) & 0x1)
#define C_008008_ME2PIPE2_RQ_PENDING 0xFFFFEFFF
#define S_008008_ME2PIPE3_RQ_PENDING(x) (((x) & 0x1) << 13)
#define G_008008_ME2PIPE3_RQ_PENDING(x) (((x) >> 13) & 0x1)
#define C_008008_ME2PIPE3_RQ_PENDING 0xFFFFDFFF
#define S_008008_RLC_RQ_PENDING(x) (((x) & 0x1) << 14)
#define G_008008_RLC_RQ_PENDING(x) (((x) >> 14) & 0x1)
#define C_008008_RLC_RQ_PENDING 0xFFFFBFFF
#define S_008008_RLC_BUSY(x) (((x) & 0x1) << 24)
#define G_008008_RLC_BUSY(x) (((x) >> 24) & 0x1)
#define C_008008_RLC_BUSY 0xFEFFFFFF
#define S_008008_TC_BUSY(x) (((x) & 0x1) << 25)
#define G_008008_TC_BUSY(x) (((x) >> 25) & 0x1)
#define C_008008_TC_BUSY 0xFDFFFFFF
#define S_008008_TCC_CC_RESIDENT(x) (((x) & 0x1) << 26)
#define G_008008_TCC_CC_RESIDENT(x) (((x) >> 26) & 0x1)
#define C_008008_TCC_CC_RESIDENT 0xFBFFFFFF
#define S_008008_CPF_BUSY(x) (((x) & 0x1) << 28)
#define G_008008_CPF_BUSY(x) (((x) >> 28) & 0x1)
#define C_008008_CPF_BUSY 0xEFFFFFFF
#define S_008008_CPC_BUSY(x) (((x) & 0x1) << 29)
#define G_008008_CPC_BUSY(x) (((x) >> 29) & 0x1)
#define C_008008_CPC_BUSY 0xDFFFFFFF
#define S_008008_CPG_BUSY(x) (((x) & 0x1) << 30)
#define G_008008_CPG_BUSY(x) (((x) >> 30) & 0x1)
#define C_008008_CPG_BUSY 0xBFFFFFFF
#define R_008010_GRBM_STATUS 0x008010
#define S_008010_ME0PIPE0_CMDFIFO_AVAIL(x) (((x) & 0x0F) << 0)
#define G_008010_ME0PIPE0_CMDFIFO_AVAIL(x) (((x) >> 0) & 0x0F)
#define C_008010_ME0PIPE0_CMDFIFO_AVAIL 0xFFFFFFF0
#define S_008010_SRBM_RQ_PENDING(x) (((x) & 0x1) << 5)
#define G_008010_SRBM_RQ_PENDING(x) (((x) >> 5) & 0x1)
#define C_008010_SRBM_RQ_PENDING 0xFFFFFFDF
#define S_008010_ME0PIPE0_CF_RQ_PENDING(x) (((x) & 0x1) << 7)
#define G_008010_ME0PIPE0_CF_RQ_PENDING(x) (((x) >> 7) & 0x1)
#define C_008010_ME0PIPE0_CF_RQ_PENDING 0xFFFFFF7F
#define S_008010_ME0PIPE0_PF_RQ_PENDING(x) (((x) & 0x1) << 8)
#define G_008010_ME0PIPE0_PF_RQ_PENDING(x) (((x) >> 8) & 0x1)
#define C_008010_ME0PIPE0_PF_RQ_PENDING 0xFFFFFEFF
#define S_008010_GDS_DMA_RQ_PENDING(x) (((x) & 0x1) << 9)
#define G_008010_GDS_DMA_RQ_PENDING(x) (((x) >> 9) & 0x1)
#define C_008010_GDS_DMA_RQ_PENDING 0xFFFFFDFF
#define S_008010_DB_CLEAN(x) (((x) & 0x1) << 12)
#define G_008010_DB_CLEAN(x) (((x) >> 12) & 0x1)
#define C_008010_DB_CLEAN 0xFFFFEFFF
#define S_008010_CB_CLEAN(x) (((x) & 0x1) << 13)
#define G_008010_CB_CLEAN(x) (((x) >> 13) & 0x1)
#define C_008010_CB_CLEAN 0xFFFFDFFF
#define S_008010_TA_BUSY(x) (((x) & 0x1) << 14)
#define G_008010_TA_BUSY(x) (((x) >> 14) & 0x1)
#define C_008010_TA_BUSY 0xFFFFBFFF
#define S_008010_GDS_BUSY(x) (((x) & 0x1) << 15)
#define G_008010_GDS_BUSY(x) (((x) >> 15) & 0x1)
#define C_008010_GDS_BUSY 0xFFFF7FFF
#define S_008010_WD_BUSY_NO_DMA(x) (((x) & 0x1) << 16)
#define G_008010_WD_BUSY_NO_DMA(x) (((x) >> 16) & 0x1)
#define C_008010_WD_BUSY_NO_DMA 0xFFFEFFFF
#define S_008010_VGT_BUSY(x) (((x) & 0x1) << 17)
#define G_008010_VGT_BUSY(x) (((x) >> 17) & 0x1)
#define C_008010_VGT_BUSY 0xFFFDFFFF
#define S_008010_IA_BUSY_NO_DMA(x) (((x) & 0x1) << 18)
#define G_008010_IA_BUSY_NO_DMA(x) (((x) >> 18) & 0x1)
#define C_008010_IA_BUSY_NO_DMA 0xFFFBFFFF
#define S_008010_IA_BUSY(x) (((x) & 0x1) << 19)
#define G_008010_IA_BUSY(x) (((x) >> 19) & 0x1)
#define C_008010_IA_BUSY 0xFFF7FFFF
#define S_008010_SX_BUSY(x) (((x) & 0x1) << 20)
#define G_008010_SX_BUSY(x) (((x) >> 20) & 0x1)
#define C_008010_SX_BUSY 0xFFEFFFFF
#define S_008010_WD_BUSY(x) (((x) & 0x1) << 21)
#define G_008010_WD_BUSY(x) (((x) >> 21) & 0x1)
#define C_008010_WD_BUSY 0xFFDFFFFF
#define S_008010_SPI_BUSY(x) (((x) & 0x1) << 22)
#define G_008010_SPI_BUSY(x) (((x) >> 22) & 0x1)
#define C_008010_SPI_BUSY 0xFFBFFFFF
#define S_008010_BCI_BUSY(x) (((x) & 0x1) << 23)
#define G_008010_BCI_BUSY(x) (((x) >> 23) & 0x1)
#define C_008010_BCI_BUSY 0xFF7FFFFF
#define S_008010_SC_BUSY(x) (((x) & 0x1) << 24)
#define G_008010_SC_BUSY(x) (((x) >> 24) & 0x1)
#define C_008010_SC_BUSY 0xFEFFFFFF
#define S_008010_PA_BUSY(x) (((x) & 0x1) << 25)
#define G_008010_PA_BUSY(x) (((x) >> 25) & 0x1)
#define C_008010_PA_BUSY 0xFDFFFFFF
#define S_008010_DB_BUSY(x) (((x) & 0x1) << 26)
#define G_008010_DB_BUSY(x) (((x) >> 26) & 0x1)
#define C_008010_DB_BUSY 0xFBFFFFFF
#define S_008010_CP_COHERENCY_BUSY(x) (((x) & 0x1) << 28)
#define G_008010_CP_COHERENCY_BUSY(x) (((x) >> 28) & 0x1)
#define C_008010_CP_COHERENCY_BUSY 0xEFFFFFFF
#define S_008010_CP_BUSY(x) (((x) & 0x1) << 29)
#define G_008010_CP_BUSY(x) (((x) >> 29) & 0x1)
#define C_008010_CP_BUSY 0xDFFFFFFF
#define S_008010_CB_BUSY(x) (((x) & 0x1) << 30)
#define G_008010_CB_BUSY(x) (((x) >> 30) & 0x1)
#define C_008010_CB_BUSY 0xBFFFFFFF
#define S_008010_GUI_ACTIVE(x) (((x) & 0x1) << 31)
#define G_008010_GUI_ACTIVE(x) (((x) >> 31) & 0x1)
#define C_008010_GUI_ACTIVE 0x7FFFFFFF
#define GRBM_GFX_INDEX 0x802C
#define INSTANCE_INDEX(x) ((x) << 0)
#define SH_INDEX(x) ((x) << 8)
#define SE_INDEX(x) ((x) << 16)
#define SH_BROADCAST_WRITES (1 << 29)
#define INSTANCE_BROADCAST_WRITES (1 << 30)
#define SE_BROADCAST_WRITES (1 << 31)
#define R_0084FC_CP_STRMOUT_CNTL 0x0084FC
#define S_0084FC_OFFSET_UPDATE_DONE(x) (((x) & 0x1) << 0)
#define R_0085F0_CP_COHER_CNTL 0x0085F0
#define S_0085F0_DEST_BASE_0_ENA(x) (((x) & 0x1) << 0)
#define G_0085F0_DEST_BASE_0_ENA(x) (((x) >> 0) & 0x1)
#define C_0085F0_DEST_BASE_0_ENA 0xFFFFFFFE
#define S_0085F0_DEST_BASE_1_ENA(x) (((x) & 0x1) << 1)
#define G_0085F0_DEST_BASE_1_ENA(x) (((x) >> 1) & 0x1)
#define C_0085F0_DEST_BASE_1_ENA 0xFFFFFFFD
#define S_0085F0_CB0_DEST_BASE_ENA_SHIFT 6
#define S_0085F0_CB0_DEST_BASE_ENA(x) (((x) & 0x1) << 6)
#define G_0085F0_CB0_DEST_BASE_ENA(x) (((x) >> 6) & 0x1)
#define C_0085F0_CB0_DEST_BASE_ENA 0xFFFFFFBF
#define S_0085F0_CB1_DEST_BASE_ENA(x) (((x) & 0x1) << 7)
#define G_0085F0_CB1_DEST_BASE_ENA(x) (((x) >> 7) & 0x1)
#define C_0085F0_CB1_DEST_BASE_ENA 0xFFFFFF7F
#define S_0085F0_CB2_DEST_BASE_ENA(x) (((x) & 0x1) << 8)
#define G_0085F0_CB2_DEST_BASE_ENA(x) (((x) >> 8) & 0x1)
#define C_0085F0_CB2_DEST_BASE_ENA 0xFFFFFEFF
#define S_0085F0_CB3_DEST_BASE_ENA(x) (((x) & 0x1) << 9)
#define G_0085F0_CB3_DEST_BASE_ENA(x) (((x) >> 9) & 0x1)
#define C_0085F0_CB3_DEST_BASE_ENA 0xFFFFFDFF
#define S_0085F0_CB4_DEST_BASE_ENA(x) (((x) & 0x1) << 10)
#define G_0085F0_CB4_DEST_BASE_ENA(x) (((x) >> 10) & 0x1)
#define C_0085F0_CB4_DEST_BASE_ENA 0xFFFFFBFF
#define S_0085F0_CB5_DEST_BASE_ENA(x) (((x) & 0x1) << 11)
#define G_0085F0_CB5_DEST_BASE_ENA(x) (((x) >> 11) & 0x1)
#define C_0085F0_CB5_DEST_BASE_ENA 0xFFFFF7FF
#define S_0085F0_CB6_DEST_BASE_ENA(x) (((x) & 0x1) << 12)
#define G_0085F0_CB6_DEST_BASE_ENA(x) (((x) >> 12) & 0x1)
#define C_0085F0_CB6_DEST_BASE_ENA 0xFFFFEFFF
#define S_0085F0_CB7_DEST_BASE_ENA(x) (((x) & 0x1) << 13)
#define G_0085F0_CB7_DEST_BASE_ENA(x) (((x) >> 13) & 0x1)
#define C_0085F0_CB7_DEST_BASE_ENA 0xFFFFDFFF
#define S_0085F0_DB_DEST_BASE_ENA(x) (((x) & 0x1) << 14)
#define G_0085F0_DB_DEST_BASE_ENA(x) (((x) >> 14) & 0x1)
#define C_0085F0_DB_DEST_BASE_ENA 0xFFFFBFFF
#define S_0085F0_DEST_BASE_2_ENA(x) (((x) & 0x1) << 19)
#define G_0085F0_DEST_BASE_2_ENA(x) (((x) >> 19) & 0x1)
#define C_0085F0_DEST_BASE_2_ENA 0xFFF7FFFF
#define S_0085F0_DEST_BASE_3_ENA(x) (((x) & 0x1) << 21)
#define G_0085F0_DEST_BASE_3_ENA(x) (((x) >> 21) & 0x1)
#define C_0085F0_DEST_BASE_3_ENA 0xFFDFFFFF
#define S_0085F0_TCL1_ACTION_ENA(x) (((x) & 0x1) << 22)
#define G_0085F0_TCL1_ACTION_ENA(x) (((x) >> 22) & 0x1)
#define C_0085F0_TCL1_ACTION_ENA 0xFFBFFFFF
#define S_0085F0_TC_ACTION_ENA(x) (((x) & 0x1) << 23)
#define G_0085F0_TC_ACTION_ENA(x) (((x) >> 23) & 0x1)
#define C_0085F0_TC_ACTION_ENA 0xFF7FFFFF
#define S_0085F0_CB_ACTION_ENA(x) (((x) & 0x1) << 25)
#define G_0085F0_CB_ACTION_ENA(x) (((x) >> 25) & 0x1)
#define C_0085F0_CB_ACTION_ENA 0xFDFFFFFF
#define S_0085F0_DB_ACTION_ENA(x) (((x) & 0x1) << 26)
#define G_0085F0_DB_ACTION_ENA(x) (((x) >> 26) & 0x1)
#define C_0085F0_DB_ACTION_ENA 0xFBFFFFFF
#define S_0085F0_SH_KCACHE_ACTION_ENA(x) (((x) & 0x1) << 27)
#define G_0085F0_SH_KCACHE_ACTION_ENA(x) (((x) >> 27) & 0x1)
#define C_0085F0_SH_KCACHE_ACTION_ENA 0xF7FFFFFF
#define S_0085F0_SH_ICACHE_ACTION_ENA(x) (((x) & 0x1) << 29)
#define G_0085F0_SH_ICACHE_ACTION_ENA(x) (((x) >> 29) & 0x1)
#define C_0085F0_SH_ICACHE_ACTION_ENA 0xDFFFFFFF
#define R_0085F4_CP_COHER_SIZE 0x0085F4
#define R_0085F8_CP_COHER_BASE 0x0085F8
#define R_008014_GRBM_STATUS_SE0 0x008014
#define S_008014_DB_CLEAN(x) (((x) & 0x1) << 1)
#define G_008014_DB_CLEAN(x) (((x) >> 1) & 0x1)
#define C_008014_DB_CLEAN 0xFFFFFFFD
#define S_008014_CB_CLEAN(x) (((x) & 0x1) << 2)
#define G_008014_CB_CLEAN(x) (((x) >> 2) & 0x1)
#define C_008014_CB_CLEAN 0xFFFFFFFB
#define S_008014_BCI_BUSY(x) (((x) & 0x1) << 22)
#define G_008014_BCI_BUSY(x) (((x) >> 22) & 0x1)
#define C_008014_BCI_BUSY 0xFFBFFFFF
#define S_008014_VGT_BUSY(x) (((x) & 0x1) << 23)
#define G_008014_VGT_BUSY(x) (((x) >> 23) & 0x1)
#define C_008014_VGT_BUSY 0xFF7FFFFF
#define S_008014_PA_BUSY(x) (((x) & 0x1) << 24)
#define G_008014_PA_BUSY(x) (((x) >> 24) & 0x1)
#define C_008014_PA_BUSY 0xFEFFFFFF
#define S_008014_TA_BUSY(x) (((x) & 0x1) << 25)
#define G_008014_TA_BUSY(x) (((x) >> 25) & 0x1)
#define C_008014_TA_BUSY 0xFDFFFFFF
#define S_008014_SX_BUSY(x) (((x) & 0x1) << 26)
#define G_008014_SX_BUSY(x) (((x) >> 26) & 0x1)
#define C_008014_SX_BUSY 0xFBFFFFFF
#define S_008014_SPI_BUSY(x) (((x) & 0x1) << 27)
#define G_008014_SPI_BUSY(x) (((x) >> 27) & 0x1)
#define C_008014_SPI_BUSY 0xF7FFFFFF
#define S_008014_SC_BUSY(x) (((x) & 0x1) << 29)
#define G_008014_SC_BUSY(x) (((x) >> 29) & 0x1)
#define C_008014_SC_BUSY 0xDFFFFFFF
#define S_008014_DB_BUSY(x) (((x) & 0x1) << 30)
#define G_008014_DB_BUSY(x) (((x) >> 30) & 0x1)
#define C_008014_DB_BUSY 0xBFFFFFFF
#define S_008014_CB_BUSY(x) (((x) & 0x1) << 31)
#define G_008014_CB_BUSY(x) (((x) >> 31) & 0x1)
#define C_008014_CB_BUSY 0x7FFFFFFF
#define R_008018_GRBM_STATUS_SE1 0x008018
#define S_008018_DB_CLEAN(x) (((x) & 0x1) << 1)
#define G_008018_DB_CLEAN(x) (((x) >> 1) & 0x1)
#define C_008018_DB_CLEAN 0xFFFFFFFD
#define S_008018_CB_CLEAN(x) (((x) & 0x1) << 2)
#define G_008018_CB_CLEAN(x) (((x) >> 2) & 0x1)
#define C_008018_CB_CLEAN 0xFFFFFFFB
#define S_008018_BCI_BUSY(x) (((x) & 0x1) << 22)
#define G_008018_BCI_BUSY(x) (((x) >> 22) & 0x1)
#define C_008018_BCI_BUSY 0xFFBFFFFF
#define S_008018_VGT_BUSY(x) (((x) & 0x1) << 23)
#define G_008018_VGT_BUSY(x) (((x) >> 23) & 0x1)
#define C_008018_VGT_BUSY 0xFF7FFFFF
#define S_008018_PA_BUSY(x) (((x) & 0x1) << 24)
#define G_008018_PA_BUSY(x) (((x) >> 24) & 0x1)
#define C_008018_PA_BUSY 0xFEFFFFFF
#define S_008018_TA_BUSY(x) (((x) & 0x1) << 25)
#define G_008018_TA_BUSY(x) (((x) >> 25) & 0x1)
#define C_008018_TA_BUSY 0xFDFFFFFF
#define S_008018_SX_BUSY(x) (((x) & 0x1) << 26)
#define G_008018_SX_BUSY(x) (((x) >> 26) & 0x1)
#define C_008018_SX_BUSY 0xFBFFFFFF
#define S_008018_SPI_BUSY(x) (((x) & 0x1) << 27)
#define G_008018_SPI_BUSY(x) (((x) >> 27) & 0x1)
#define C_008018_SPI_BUSY 0xF7FFFFFF
#define S_008018_SC_BUSY(x) (((x) & 0x1) << 29)
#define G_008018_SC_BUSY(x) (((x) >> 29) & 0x1)
#define C_008018_SC_BUSY 0xDFFFFFFF
#define S_008018_DB_BUSY(x) (((x) & 0x1) << 30)
#define G_008018_DB_BUSY(x) (((x) >> 30) & 0x1)
#define C_008018_DB_BUSY 0xBFFFFFFF
#define S_008018_CB_BUSY(x) (((x) & 0x1) << 31)
#define G_008018_CB_BUSY(x) (((x) >> 31) & 0x1)
#define C_008018_CB_BUSY 0x7FFFFFFF
#define R_008038_GRBM_STATUS_SE2 0x008038
#define S_008038_DB_CLEAN(x) (((x) & 0x1) << 1)
#define G_008038_DB_CLEAN(x) (((x) >> 1) & 0x1)
#define C_008038_DB_CLEAN 0xFFFFFFFD
#define S_008038_CB_CLEAN(x) (((x) & 0x1) << 2)
#define G_008038_CB_CLEAN(x) (((x) >> 2) & 0x1)
#define C_008038_CB_CLEAN 0xFFFFFFFB
#define S_008038_BCI_BUSY(x) (((x) & 0x1) << 22)
#define G_008038_BCI_BUSY(x) (((x) >> 22) & 0x1)
#define C_008038_BCI_BUSY 0xFFBFFFFF
#define S_008038_VGT_BUSY(x) (((x) & 0x1) << 23)
#define G_008038_VGT_BUSY(x) (((x) >> 23) & 0x1)
#define C_008038_VGT_BUSY 0xFF7FFFFF
#define S_008038_PA_BUSY(x) (((x) & 0x1) << 24)
#define G_008038_PA_BUSY(x) (((x) >> 24) & 0x1)
#define C_008038_PA_BUSY 0xFEFFFFFF
#define S_008038_TA_BUSY(x) (((x) & 0x1) << 25)
#define G_008038_TA_BUSY(x) (((x) >> 25) & 0x1)
#define C_008038_TA_BUSY 0xFDFFFFFF
#define S_008038_SX_BUSY(x) (((x) & 0x1) << 26)
#define G_008038_SX_BUSY(x) (((x) >> 26) & 0x1)
#define C_008038_SX_BUSY 0xFBFFFFFF
#define S_008038_SPI_BUSY(x) (((x) & 0x1) << 27)
#define G_008038_SPI_BUSY(x) (((x) >> 27) & 0x1)
#define C_008038_SPI_BUSY 0xF7FFFFFF
#define S_008038_SC_BUSY(x) (((x) & 0x1) << 29)
#define G_008038_SC_BUSY(x) (((x) >> 29) & 0x1)
#define C_008038_SC_BUSY 0xDFFFFFFF
#define S_008038_DB_BUSY(x) (((x) & 0x1) << 30)
#define G_008038_DB_BUSY(x) (((x) >> 30) & 0x1)
#define C_008038_DB_BUSY 0xBFFFFFFF
#define S_008038_CB_BUSY(x) (((x) & 0x1) << 31)
#define G_008038_CB_BUSY(x) (((x) >> 31) & 0x1)
#define C_008038_CB_BUSY 0x7FFFFFFF
#define R_00803C_GRBM_STATUS_SE3 0x00803C
#define S_00803C_DB_CLEAN(x) (((x) & 0x1) << 1)
#define G_00803C_DB_CLEAN(x) (((x) >> 1) & 0x1)
#define C_00803C_DB_CLEAN 0xFFFFFFFD
#define S_00803C_CB_CLEAN(x) (((x) & 0x1) << 2)
#define G_00803C_CB_CLEAN(x) (((x) >> 2) & 0x1)
#define C_00803C_CB_CLEAN 0xFFFFFFFB
#define S_00803C_BCI_BUSY(x) (((x) & 0x1) << 22)
#define G_00803C_BCI_BUSY(x) (((x) >> 22) & 0x1)
#define C_00803C_BCI_BUSY 0xFFBFFFFF
#define S_00803C_VGT_BUSY(x) (((x) & 0x1) << 23)
#define G_00803C_VGT_BUSY(x) (((x) >> 23) & 0x1)
#define C_00803C_VGT_BUSY 0xFF7FFFFF
#define S_00803C_PA_BUSY(x) (((x) & 0x1) << 24)
#define G_00803C_PA_BUSY(x) (((x) >> 24) & 0x1)
#define C_00803C_PA_BUSY 0xFEFFFFFF
#define S_00803C_TA_BUSY(x) (((x) & 0x1) << 25)
#define G_00803C_TA_BUSY(x) (((x) >> 25) & 0x1)
#define C_00803C_TA_BUSY 0xFDFFFFFF
#define S_00803C_SX_BUSY(x) (((x) & 0x1) << 26)
#define G_00803C_SX_BUSY(x) (((x) >> 26) & 0x1)
#define C_00803C_SX_BUSY 0xFBFFFFFF
#define S_00803C_SPI_BUSY(x) (((x) & 0x1) << 27)
#define G_00803C_SPI_BUSY(x) (((x) >> 27) & 0x1)
#define C_00803C_SPI_BUSY 0xF7FFFFFF
#define S_00803C_SC_BUSY(x) (((x) & 0x1) << 29)
#define G_00803C_SC_BUSY(x) (((x) >> 29) & 0x1)
#define C_00803C_SC_BUSY 0xDFFFFFFF
#define S_00803C_DB_BUSY(x) (((x) & 0x1) << 30)
#define G_00803C_DB_BUSY(x) (((x) >> 30) & 0x1)
#define C_00803C_DB_BUSY 0xBFFFFFFF
#define S_00803C_CB_BUSY(x) (((x) & 0x1) << 31)
#define G_00803C_CB_BUSY(x) (((x) >> 31) & 0x1)
#define C_00803C_CB_BUSY 0x7FFFFFFF
/* CIK */
#define R_0300FC_CP_STRMOUT_CNTL 0x0300FC
#define S_0300FC_OFFSET_UPDATE_DONE(x) (((x) & 0x1) << 0)
#define G_0300FC_OFFSET_UPDATE_DONE(x) (((x) >> 0) & 0x1)
#define C_0300FC_OFFSET_UPDATE_DONE 0xFFFFFFFE
#define R_0301E4_CP_COHER_BASE_HI 0x0301E4
#define S_0301E4_COHER_BASE_HI_256B(x) (((x) & 0xFF) << 0)
#define G_0301E4_COHER_BASE_HI_256B(x) (((x) >> 0) & 0xFF)
#define C_0301E4_COHER_BASE_HI_256B 0xFFFFFF00
#define R_0301EC_CP_COHER_START_DELAY 0x0301EC
#define S_0301EC_START_DELAY_COUNT(x) (((x) & 0x3F) << 0)
#define G_0301EC_START_DELAY_COUNT(x) (((x) >> 0) & 0x3F)
#define C_0301EC_START_DELAY_COUNT 0xFFFFFFC0
#define R_0301F0_CP_COHER_CNTL 0x0301F0
#define S_0301F0_DEST_BASE_0_ENA(x) (((x) & 0x1) << 0)
#define G_0301F0_DEST_BASE_0_ENA(x) (((x) >> 0) & 0x1)
#define C_0301F0_DEST_BASE_0_ENA 0xFFFFFFFE
#define S_0301F0_DEST_BASE_1_ENA(x) (((x) & 0x1) << 1)
#define G_0301F0_DEST_BASE_1_ENA(x) (((x) >> 1) & 0x1)
#define C_0301F0_DEST_BASE_1_ENA 0xFFFFFFFD
/* VI */
#define S_0301F0_TC_SD_ACTION_ENA(x) (((x) & 0x1) << 2)
#define G_0301F0_TC_SD_ACTION_ENA(x) (((x) >> 2) & 0x1)
#define C_0301F0_TC_SD_ACTION_ENA 0xFFFFFFFB
#define S_0301F0_TC_NC_ACTION_ENA(x) (((x) & 0x1) << 3)
#define G_0301F0_TC_NC_ACTION_ENA(x) (((x) >> 3) & 0x1)
#define C_0301F0_TC_NC_ACTION_ENA 0xFFFFFFF7
/* */
#define S_0301F0_CB0_DEST_BASE_ENA(x) (((x) & 0x1) << 6)
#define G_0301F0_CB0_DEST_BASE_ENA(x) (((x) >> 6) & 0x1)
#define C_0301F0_CB0_DEST_BASE_ENA 0xFFFFFFBF
#define S_0301F0_CB1_DEST_BASE_ENA(x) (((x) & 0x1) << 7)
#define G_0301F0_CB1_DEST_BASE_ENA(x) (((x) >> 7) & 0x1)
#define C_0301F0_CB1_DEST_BASE_ENA 0xFFFFFF7F
#define S_0301F0_CB2_DEST_BASE_ENA(x) (((x) & 0x1) << 8)
#define G_0301F0_CB2_DEST_BASE_ENA(x) (((x) >> 8) & 0x1)
#define C_0301F0_CB2_DEST_BASE_ENA 0xFFFFFEFF
#define S_0301F0_CB3_DEST_BASE_ENA(x) (((x) & 0x1) << 9)
#define G_0301F0_CB3_DEST_BASE_ENA(x) (((x) >> 9) & 0x1)
#define C_0301F0_CB3_DEST_BASE_ENA 0xFFFFFDFF
#define S_0301F0_CB4_DEST_BASE_ENA(x) (((x) & 0x1) << 10)
#define G_0301F0_CB4_DEST_BASE_ENA(x) (((x) >> 10) & 0x1)
#define C_0301F0_CB4_DEST_BASE_ENA 0xFFFFFBFF
#define S_0301F0_CB5_DEST_BASE_ENA(x) (((x) & 0x1) << 11)
#define G_0301F0_CB5_DEST_BASE_ENA(x) (((x) >> 11) & 0x1)
#define C_0301F0_CB5_DEST_BASE_ENA 0xFFFFF7FF
#define S_0301F0_CB6_DEST_BASE_ENA(x) (((x) & 0x1) << 12)
#define G_0301F0_CB6_DEST_BASE_ENA(x) (((x) >> 12) & 0x1)
#define C_0301F0_CB6_DEST_BASE_ENA 0xFFFFEFFF
#define S_0301F0_CB7_DEST_BASE_ENA(x) (((x) & 0x1) << 13)
#define G_0301F0_CB7_DEST_BASE_ENA(x) (((x) >> 13) & 0x1)
#define C_0301F0_CB7_DEST_BASE_ENA 0xFFFFDFFF
#define S_0301F0_DB_DEST_BASE_ENA(x) (((x) & 0x1) << 14)
#define G_0301F0_DB_DEST_BASE_ENA(x) (((x) >> 14) & 0x1)
#define C_0301F0_DB_DEST_BASE_ENA 0xFFFFBFFF
#define S_0301F0_TCL1_VOL_ACTION_ENA(x) (((x) & 0x1) << 15)
#define G_0301F0_TCL1_VOL_ACTION_ENA(x) (((x) >> 15) & 0x1)
#define C_0301F0_TCL1_VOL_ACTION_ENA 0xFFFF7FFF
#define S_0301F0_TC_VOL_ACTION_ENA(x) (((x) & 0x1) << 16) /* not on VI */
#define G_0301F0_TC_VOL_ACTION_ENA(x) (((x) >> 16) & 0x1)
#define C_0301F0_TC_VOL_ACTION_ENA 0xFFFEFFFF
#define S_0301F0_TC_WB_ACTION_ENA(x) (((x) & 0x1) << 18)
#define G_0301F0_TC_WB_ACTION_ENA(x) (((x) >> 18) & 0x1)
#define C_0301F0_TC_WB_ACTION_ENA 0xFFFBFFFF
#define S_0301F0_DEST_BASE_2_ENA(x) (((x) & 0x1) << 19)
#define G_0301F0_DEST_BASE_2_ENA(x) (((x) >> 19) & 0x1)
#define C_0301F0_DEST_BASE_2_ENA 0xFFF7FFFF
#define S_0301F0_DEST_BASE_3_ENA(x) (((x) & 0x1) << 21)
#define G_0301F0_DEST_BASE_3_ENA(x) (((x) >> 21) & 0x1)
#define C_0301F0_DEST_BASE_3_ENA 0xFFDFFFFF
#define S_0301F0_TCL1_ACTION_ENA(x) (((x) & 0x1) << 22)
#define G_0301F0_TCL1_ACTION_ENA(x) (((x) >> 22) & 0x1)
#define C_0301F0_TCL1_ACTION_ENA 0xFFBFFFFF
#define S_0301F0_TC_ACTION_ENA(x) (((x) & 0x1) << 23)
#define G_0301F0_TC_ACTION_ENA(x) (((x) >> 23) & 0x1)
#define C_0301F0_TC_ACTION_ENA 0xFF7FFFFF
#define S_0301F0_CB_ACTION_ENA(x) (((x) & 0x1) << 25)
#define G_0301F0_CB_ACTION_ENA(x) (((x) >> 25) & 0x1)
#define C_0301F0_CB_ACTION_ENA 0xFDFFFFFF
#define S_0301F0_DB_ACTION_ENA(x) (((x) & 0x1) << 26)
#define G_0301F0_DB_ACTION_ENA(x) (((x) >> 26) & 0x1)
#define C_0301F0_DB_ACTION_ENA 0xFBFFFFFF
#define S_0301F0_SH_KCACHE_ACTION_ENA(x) (((x) & 0x1) << 27)
#define G_0301F0_SH_KCACHE_ACTION_ENA(x) (((x) >> 27) & 0x1)
#define C_0301F0_SH_KCACHE_ACTION_ENA 0xF7FFFFFF
#define S_0301F0_SH_KCACHE_VOL_ACTION_ENA(x) (((x) & 0x1) << 28)
#define G_0301F0_SH_KCACHE_VOL_ACTION_ENA(x) (((x) >> 28) & 0x1)
#define C_0301F0_SH_KCACHE_VOL_ACTION_ENA 0xEFFFFFFF
#define S_0301F0_SH_ICACHE_ACTION_ENA(x) (((x) & 0x1) << 29)
#define G_0301F0_SH_ICACHE_ACTION_ENA(x) (((x) >> 29) & 0x1)
#define C_0301F0_SH_ICACHE_ACTION_ENA 0xDFFFFFFF
/* VI */
#define S_0301F0_SH_KCACHE_WB_ACTION_ENA(x) (((x) & 0x1) << 30)
#define G_0301F0_SH_KCACHE_WB_ACTION_ENA(x) (((x) >> 30) & 0x1)
#define C_0301F0_SH_KCACHE_WB_ACTION_ENA 0xBFFFFFFF
#define S_0301F0_SH_SD_ACTION_ENA(x) (((x) & 0x1) << 31)
#define G_0301F0_SH_SD_ACTION_ENA(x) (((x) >> 31) & 0x1)
#define C_0301F0_SH_SD_ACTION_ENA 0x7FFFFFFF
/* */
#define R_0301F4_CP_COHER_SIZE 0x0301F4
#define R_0301F8_CP_COHER_BASE 0x0301F8
#define R_0301FC_CP_COHER_STATUS 0x0301FC
#define S_0301FC_MATCHING_GFX_CNTX(x) (((x) & 0xFF) << 0)
#define G_0301FC_MATCHING_GFX_CNTX(x) (((x) >> 0) & 0xFF)
#define C_0301FC_MATCHING_GFX_CNTX 0xFFFFFF00
#define S_0301FC_MEID(x) (((x) & 0x03) << 24)
#define G_0301FC_MEID(x) (((x) >> 24) & 0x03)
#define C_0301FC_MEID 0xFCFFFFFF
#define S_0301FC_PHASE1_STATUS(x) (((x) & 0x1) << 30)
#define G_0301FC_PHASE1_STATUS(x) (((x) >> 30) & 0x1)
#define C_0301FC_PHASE1_STATUS 0xBFFFFFFF
#define S_0301FC_STATUS(x) (((x) & 0x1) << 31)
#define G_0301FC_STATUS(x) (((x) >> 31) & 0x1)
#define C_0301FC_STATUS 0x7FFFFFFF
#define R_008210_CP_CPC_STATUS 0x008210
#define S_008210_MEC1_BUSY(x) (((x) & 0x1) << 0)
#define G_008210_MEC1_BUSY(x) (((x) >> 0) & 0x1)
#define C_008210_MEC1_BUSY 0xFFFFFFFE
#define S_008210_MEC2_BUSY(x) (((x) & 0x1) << 1)
#define G_008210_MEC2_BUSY(x) (((x) >> 1) & 0x1)
#define C_008210_MEC2_BUSY 0xFFFFFFFD
#define S_008210_DC0_BUSY(x) (((x) & 0x1) << 2)
#define G_008210_DC0_BUSY(x) (((x) >> 2) & 0x1)
#define C_008210_DC0_BUSY 0xFFFFFFFB
#define S_008210_DC1_BUSY(x) (((x) & 0x1) << 3)
#define G_008210_DC1_BUSY(x) (((x) >> 3) & 0x1)
#define C_008210_DC1_BUSY 0xFFFFFFF7
#define S_008210_RCIU1_BUSY(x) (((x) & 0x1) << 4)
#define G_008210_RCIU1_BUSY(x) (((x) >> 4) & 0x1)
#define C_008210_RCIU1_BUSY 0xFFFFFFEF
#define S_008210_RCIU2_BUSY(x) (((x) & 0x1) << 5)
#define G_008210_RCIU2_BUSY(x) (((x) >> 5) & 0x1)
#define C_008210_RCIU2_BUSY 0xFFFFFFDF
#define S_008210_ROQ1_BUSY(x) (((x) & 0x1) << 6)
#define G_008210_ROQ1_BUSY(x) (((x) >> 6) & 0x1)
#define C_008210_ROQ1_BUSY 0xFFFFFFBF
#define S_008210_ROQ2_BUSY(x) (((x) & 0x1) << 7)
#define G_008210_ROQ2_BUSY(x) (((x) >> 7) & 0x1)
#define C_008210_ROQ2_BUSY 0xFFFFFF7F
#define S_008210_TCIU_BUSY(x) (((x) & 0x1) << 10)
#define G_008210_TCIU_BUSY(x) (((x) >> 10) & 0x1)
#define C_008210_TCIU_BUSY 0xFFFFFBFF
#define S_008210_SCRATCH_RAM_BUSY(x) (((x) & 0x1) << 11)
#define G_008210_SCRATCH_RAM_BUSY(x) (((x) >> 11) & 0x1)
#define C_008210_SCRATCH_RAM_BUSY 0xFFFFF7FF
#define S_008210_QU_BUSY(x) (((x) & 0x1) << 12)
#define G_008210_QU_BUSY(x) (((x) >> 12) & 0x1)
#define C_008210_QU_BUSY 0xFFFFEFFF
#define S_008210_ATCL2IU_BUSY(x) (((x) & 0x1) << 13)
#define G_008210_ATCL2IU_BUSY(x) (((x) >> 13) & 0x1)
#define C_008210_ATCL2IU_BUSY 0xFFFFDFFF
#define S_008210_CPG_CPC_BUSY(x) (((x) & 0x1) << 29)
#define G_008210_CPG_CPC_BUSY(x) (((x) >> 29) & 0x1)
#define C_008210_CPG_CPC_BUSY 0xDFFFFFFF
#define S_008210_CPF_CPC_BUSY(x) (((x) & 0x1) << 30)
#define G_008210_CPF_CPC_BUSY(x) (((x) >> 30) & 0x1)
#define C_008210_CPF_CPC_BUSY 0xBFFFFFFF
#define S_008210_CPC_BUSY(x) (((x) & 0x1) << 31)
#define G_008210_CPC_BUSY(x) (((x) >> 31) & 0x1)
#define C_008210_CPC_BUSY 0x7FFFFFFF
#define R_008214_CP_CPC_BUSY_STAT 0x008214
#define S_008214_MEC1_LOAD_BUSY(x) (((x) & 0x1) << 0)
#define G_008214_MEC1_LOAD_BUSY(x) (((x) >> 0) & 0x1)
#define C_008214_MEC1_LOAD_BUSY 0xFFFFFFFE
#define S_008214_MEC1_SEMAPOHRE_BUSY(x) (((x) & 0x1) << 1)
#define G_008214_MEC1_SEMAPOHRE_BUSY(x) (((x) >> 1) & 0x1)
#define C_008214_MEC1_SEMAPOHRE_BUSY 0xFFFFFFFD
#define S_008214_MEC1_MUTEX_BUSY(x) (((x) & 0x1) << 2)
#define G_008214_MEC1_MUTEX_BUSY(x) (((x) >> 2) & 0x1)
#define C_008214_MEC1_MUTEX_BUSY 0xFFFFFFFB
#define S_008214_MEC1_MESSAGE_BUSY(x) (((x) & 0x1) << 3)
#define G_008214_MEC1_MESSAGE_BUSY(x) (((x) >> 3) & 0x1)
#define C_008214_MEC1_MESSAGE_BUSY 0xFFFFFFF7
#define S_008214_MEC1_EOP_QUEUE_BUSY(x) (((x) & 0x1) << 4)
#define G_008214_MEC1_EOP_QUEUE_BUSY(x) (((x) >> 4) & 0x1)
#define C_008214_MEC1_EOP_QUEUE_BUSY 0xFFFFFFEF
#define S_008214_MEC1_IQ_QUEUE_BUSY(x) (((x) & 0x1) << 5)
#define G_008214_MEC1_IQ_QUEUE_BUSY(x) (((x) >> 5) & 0x1)
#define C_008214_MEC1_IQ_QUEUE_BUSY 0xFFFFFFDF
#define S_008214_MEC1_IB_QUEUE_BUSY(x) (((x) & 0x1) << 6)
#define G_008214_MEC1_IB_QUEUE_BUSY(x) (((x) >> 6) & 0x1)
#define C_008214_MEC1_IB_QUEUE_BUSY 0xFFFFFFBF
#define S_008214_MEC1_TC_BUSY(x) (((x) & 0x1) << 7)
#define G_008214_MEC1_TC_BUSY(x) (((x) >> 7) & 0x1)
#define C_008214_MEC1_TC_BUSY 0xFFFFFF7F
#define S_008214_MEC1_DMA_BUSY(x) (((x) & 0x1) << 8)
#define G_008214_MEC1_DMA_BUSY(x) (((x) >> 8) & 0x1)
#define C_008214_MEC1_DMA_BUSY 0xFFFFFEFF
#define S_008214_MEC1_PARTIAL_FLUSH_BUSY(x) (((x) & 0x1) << 9)
#define G_008214_MEC1_PARTIAL_FLUSH_BUSY(x) (((x) >> 9) & 0x1)
#define C_008214_MEC1_PARTIAL_FLUSH_BUSY 0xFFFFFDFF
#define S_008214_MEC1_PIPE0_BUSY(x) (((x) & 0x1) << 10)
#define G_008214_MEC1_PIPE0_BUSY(x) (((x) >> 10) & 0x1)
#define C_008214_MEC1_PIPE0_BUSY 0xFFFFFBFF
#define S_008214_MEC1_PIPE1_BUSY(x) (((x) & 0x1) << 11)
#define G_008214_MEC1_PIPE1_BUSY(x) (((x) >> 11) & 0x1)
#define C_008214_MEC1_PIPE1_BUSY 0xFFFFF7FF
#define S_008214_MEC1_PIPE2_BUSY(x) (((x) & 0x1) << 12)
#define G_008214_MEC1_PIPE2_BUSY(x) (((x) >> 12) & 0x1)
#define C_008214_MEC1_PIPE2_BUSY 0xFFFFEFFF
#define S_008214_MEC1_PIPE3_BUSY(x) (((x) & 0x1) << 13)
#define G_008214_MEC1_PIPE3_BUSY(x) (((x) >> 13) & 0x1)
#define C_008214_MEC1_PIPE3_BUSY 0xFFFFDFFF
#define S_008214_MEC2_LOAD_BUSY(x) (((x) & 0x1) << 16)
#define G_008214_MEC2_LOAD_BUSY(x) (((x) >> 16) & 0x1)
#define C_008214_MEC2_LOAD_BUSY 0xFFFEFFFF
#define S_008214_MEC2_SEMAPOHRE_BUSY(x) (((x) & 0x1) << 17)
#define G_008214_MEC2_SEMAPOHRE_BUSY(x) (((x) >> 17) & 0x1)
#define C_008214_MEC2_SEMAPOHRE_BUSY 0xFFFDFFFF
#define S_008214_MEC2_MUTEX_BUSY(x) (((x) & 0x1) << 18)
#define G_008214_MEC2_MUTEX_BUSY(x) (((x) >> 18) & 0x1)
#define C_008214_MEC2_MUTEX_BUSY 0xFFFBFFFF
#define S_008214_MEC2_MESSAGE_BUSY(x) (((x) & 0x1) << 19)
#define G_008214_MEC2_MESSAGE_BUSY(x) (((x) >> 19) & 0x1)
#define C_008214_MEC2_MESSAGE_BUSY 0xFFF7FFFF
#define S_008214_MEC2_EOP_QUEUE_BUSY(x) (((x) & 0x1) << 20)
#define G_008214_MEC2_EOP_QUEUE_BUSY(x) (((x) >> 20) & 0x1)
#define C_008214_MEC2_EOP_QUEUE_BUSY 0xFFEFFFFF
#define S_008214_MEC2_IQ_QUEUE_BUSY(x) (((x) & 0x1) << 21)
#define G_008214_MEC2_IQ_QUEUE_BUSY(x) (((x) >> 21) & 0x1)
#define C_008214_MEC2_IQ_QUEUE_BUSY 0xFFDFFFFF
#define S_008214_MEC2_IB_QUEUE_BUSY(x) (((x) & 0x1) << 22)
#define G_008214_MEC2_IB_QUEUE_BUSY(x) (((x) >> 22) & 0x1)
#define C_008214_MEC2_IB_QUEUE_BUSY 0xFFBFFFFF
#define S_008214_MEC2_TC_BUSY(x) (((x) & 0x1) << 23)
#define G_008214_MEC2_TC_BUSY(x) (((x) >> 23) & 0x1)
#define C_008214_MEC2_TC_BUSY 0xFF7FFFFF
#define S_008214_MEC2_DMA_BUSY(x) (((x) & 0x1) << 24)
#define G_008214_MEC2_DMA_BUSY(x) (((x) >> 24) & 0x1)
#define C_008214_MEC2_DMA_BUSY 0xFEFFFFFF
#define S_008214_MEC2_PARTIAL_FLUSH_BUSY(x) (((x) & 0x1) << 25)
#define G_008214_MEC2_PARTIAL_FLUSH_BUSY(x) (((x) >> 25) & 0x1)
#define C_008214_MEC2_PARTIAL_FLUSH_BUSY 0xFDFFFFFF
#define S_008214_MEC2_PIPE0_BUSY(x) (((x) & 0x1) << 26)
#define G_008214_MEC2_PIPE0_BUSY(x) (((x) >> 26) & 0x1)
#define C_008214_MEC2_PIPE0_BUSY 0xFBFFFFFF
#define S_008214_MEC2_PIPE1_BUSY(x) (((x) & 0x1) << 27)
#define G_008214_MEC2_PIPE1_BUSY(x) (((x) >> 27) & 0x1)
#define C_008214_MEC2_PIPE1_BUSY 0xF7FFFFFF
#define S_008214_MEC2_PIPE2_BUSY(x) (((x) & 0x1) << 28)
#define G_008214_MEC2_PIPE2_BUSY(x) (((x) >> 28) & 0x1)
#define C_008214_MEC2_PIPE2_BUSY 0xEFFFFFFF
#define S_008214_MEC2_PIPE3_BUSY(x) (((x) & 0x1) << 29)
#define G_008214_MEC2_PIPE3_BUSY(x) (((x) >> 29) & 0x1)
#define C_008214_MEC2_PIPE3_BUSY 0xDFFFFFFF
#define R_008218_CP_CPC_STALLED_STAT1 0x008218
#define S_008218_RCIU_TX_FREE_STALL(x) (((x) & 0x1) << 3)
#define G_008218_RCIU_TX_FREE_STALL(x) (((x) >> 3) & 0x1)
#define C_008218_RCIU_TX_FREE_STALL 0xFFFFFFF7
#define S_008218_RCIU_PRIV_VIOLATION(x) (((x) & 0x1) << 4)
#define G_008218_RCIU_PRIV_VIOLATION(x) (((x) >> 4) & 0x1)
#define C_008218_RCIU_PRIV_VIOLATION 0xFFFFFFEF
#define S_008218_TCIU_TX_FREE_STALL(x) (((x) & 0x1) << 6)
#define G_008218_TCIU_TX_FREE_STALL(x) (((x) >> 6) & 0x1)
#define C_008218_TCIU_TX_FREE_STALL 0xFFFFFFBF
#define S_008218_MEC1_DECODING_PACKET(x) (((x) & 0x1) << 8)
#define G_008218_MEC1_DECODING_PACKET(x) (((x) >> 8) & 0x1)
#define C_008218_MEC1_DECODING_PACKET 0xFFFFFEFF
#define S_008218_MEC1_WAIT_ON_RCIU(x) (((x) & 0x1) << 9)
#define G_008218_MEC1_WAIT_ON_RCIU(x) (((x) >> 9) & 0x1)
#define C_008218_MEC1_WAIT_ON_RCIU 0xFFFFFDFF
#define S_008218_MEC1_WAIT_ON_RCIU_READ(x) (((x) & 0x1) << 10)
#define G_008218_MEC1_WAIT_ON_RCIU_READ(x) (((x) >> 10) & 0x1)
#define C_008218_MEC1_WAIT_ON_RCIU_READ 0xFFFFFBFF
#define S_008218_MEC1_WAIT_ON_ROQ_DATA(x) (((x) & 0x1) << 13)
#define G_008218_MEC1_WAIT_ON_ROQ_DATA(x) (((x) >> 13) & 0x1)
#define C_008218_MEC1_WAIT_ON_ROQ_DATA 0xFFFFDFFF
#define S_008218_MEC2_DECODING_PACKET(x) (((x) & 0x1) << 16)
#define G_008218_MEC2_DECODING_PACKET(x) (((x) >> 16) & 0x1)
#define C_008218_MEC2_DECODING_PACKET 0xFFFEFFFF
#define S_008218_MEC2_WAIT_ON_RCIU(x) (((x) & 0x1) << 17)
#define G_008218_MEC2_WAIT_ON_RCIU(x) (((x) >> 17) & 0x1)
#define C_008218_MEC2_WAIT_ON_RCIU 0xFFFDFFFF
#define S_008218_MEC2_WAIT_ON_RCIU_READ(x) (((x) & 0x1) << 18)
#define G_008218_MEC2_WAIT_ON_RCIU_READ(x) (((x) >> 18) & 0x1)
#define C_008218_MEC2_WAIT_ON_RCIU_READ 0xFFFBFFFF
#define S_008218_MEC2_WAIT_ON_ROQ_DATA(x) (((x) & 0x1) << 21)
#define G_008218_MEC2_WAIT_ON_ROQ_DATA(x) (((x) >> 21) & 0x1)
#define C_008218_MEC2_WAIT_ON_ROQ_DATA 0xFFDFFFFF
#define S_008218_ATCL2IU_WAITING_ON_FREE(x) (((x) & 0x1) << 22)
#define G_008218_ATCL2IU_WAITING_ON_FREE(x) (((x) >> 22) & 0x1)
#define C_008218_ATCL2IU_WAITING_ON_FREE 0xFFBFFFFF
#define S_008218_ATCL2IU_WAITING_ON_TAGS(x) (((x) & 0x1) << 23)
#define G_008218_ATCL2IU_WAITING_ON_TAGS(x) (((x) >> 23) & 0x1)
#define C_008218_ATCL2IU_WAITING_ON_TAGS 0xFF7FFFFF
#define S_008218_ATCL1_WAITING_ON_TRANS(x) (((x) & 0x1) << 24)
#define G_008218_ATCL1_WAITING_ON_TRANS(x) (((x) >> 24) & 0x1)
#define C_008218_ATCL1_WAITING_ON_TRANS 0xFEFFFFFF
#define R_00821C_CP_CPF_STATUS 0x00821C
#define S_00821C_POST_WPTR_GFX_BUSY(x) (((x) & 0x1) << 0)
#define G_00821C_POST_WPTR_GFX_BUSY(x) (((x) >> 0) & 0x1)
#define C_00821C_POST_WPTR_GFX_BUSY 0xFFFFFFFE
#define S_00821C_CSF_BUSY(x) (((x) & 0x1) << 1)
#define G_00821C_CSF_BUSY(x) (((x) >> 1) & 0x1)
#define C_00821C_CSF_BUSY 0xFFFFFFFD
#define S_00821C_ROQ_ALIGN_BUSY(x) (((x) & 0x1) << 4)
#define G_00821C_ROQ_ALIGN_BUSY(x) (((x) >> 4) & 0x1)
#define C_00821C_ROQ_ALIGN_BUSY 0xFFFFFFEF
#define S_00821C_ROQ_RING_BUSY(x) (((x) & 0x1) << 5)
#define G_00821C_ROQ_RING_BUSY(x) (((x) >> 5) & 0x1)
#define C_00821C_ROQ_RING_BUSY 0xFFFFFFDF
#define S_00821C_ROQ_INDIRECT1_BUSY(x) (((x) & 0x1) << 6)
#define G_00821C_ROQ_INDIRECT1_BUSY(x) (((x) >> 6) & 0x1)
#define C_00821C_ROQ_INDIRECT1_BUSY 0xFFFFFFBF
#define S_00821C_ROQ_INDIRECT2_BUSY(x) (((x) & 0x1) << 7)
#define G_00821C_ROQ_INDIRECT2_BUSY(x) (((x) >> 7) & 0x1)
#define C_00821C_ROQ_INDIRECT2_BUSY 0xFFFFFF7F
#define S_00821C_ROQ_STATE_BUSY(x) (((x) & 0x1) << 8)
#define G_00821C_ROQ_STATE_BUSY(x) (((x) >> 8) & 0x1)
#define C_00821C_ROQ_STATE_BUSY 0xFFFFFEFF
#define S_00821C_ROQ_CE_RING_BUSY(x) (((x) & 0x1) << 9)
#define G_00821C_ROQ_CE_RING_BUSY(x) (((x) >> 9) & 0x1)
#define C_00821C_ROQ_CE_RING_BUSY 0xFFFFFDFF
#define S_00821C_ROQ_CE_INDIRECT1_BUSY(x) (((x) & 0x1) << 10)
#define G_00821C_ROQ_CE_INDIRECT1_BUSY(x) (((x) >> 10) & 0x1)
#define C_00821C_ROQ_CE_INDIRECT1_BUSY 0xFFFFFBFF
#define S_00821C_ROQ_CE_INDIRECT2_BUSY(x) (((x) & 0x1) << 11)
#define G_00821C_ROQ_CE_INDIRECT2_BUSY(x) (((x) >> 11) & 0x1)
#define C_00821C_ROQ_CE_INDIRECT2_BUSY 0xFFFFF7FF
#define S_00821C_SEMAPHORE_BUSY(x) (((x) & 0x1) << 12)
#define G_00821C_SEMAPHORE_BUSY(x) (((x) >> 12) & 0x1)
#define C_00821C_SEMAPHORE_BUSY 0xFFFFEFFF
#define S_00821C_INTERRUPT_BUSY(x) (((x) & 0x1) << 13)
#define G_00821C_INTERRUPT_BUSY(x) (((x) >> 13) & 0x1)
#define C_00821C_INTERRUPT_BUSY 0xFFFFDFFF
#define S_00821C_TCIU_BUSY(x) (((x) & 0x1) << 14)
#define G_00821C_TCIU_BUSY(x) (((x) >> 14) & 0x1)
#define C_00821C_TCIU_BUSY 0xFFFFBFFF
#define S_00821C_HQD_BUSY(x) (((x) & 0x1) << 15)
#define G_00821C_HQD_BUSY(x) (((x) >> 15) & 0x1)
#define C_00821C_HQD_BUSY 0xFFFF7FFF
#define S_00821C_PRT_BUSY(x) (((x) & 0x1) << 16)
#define G_00821C_PRT_BUSY(x) (((x) >> 16) & 0x1)
#define C_00821C_PRT_BUSY 0xFFFEFFFF
#define S_00821C_ATCL2IU_BUSY(x) (((x) & 0x1) << 17)
#define G_00821C_ATCL2IU_BUSY(x) (((x) >> 17) & 0x1)
#define C_00821C_ATCL2IU_BUSY 0xFFFDFFFF
#define S_00821C_CPF_GFX_BUSY(x) (((x) & 0x1) << 26)
#define G_00821C_CPF_GFX_BUSY(x) (((x) >> 26) & 0x1)
#define C_00821C_CPF_GFX_BUSY 0xFBFFFFFF
#define S_00821C_CPF_CMP_BUSY(x) (((x) & 0x1) << 27)
#define G_00821C_CPF_CMP_BUSY(x) (((x) >> 27) & 0x1)
#define C_00821C_CPF_CMP_BUSY 0xF7FFFFFF
#define S_00821C_GRBM_CPF_STAT_BUSY(x) (((x) & 0x03) << 28)
#define G_00821C_GRBM_CPF_STAT_BUSY(x) (((x) >> 28) & 0x03)
#define C_00821C_GRBM_CPF_STAT_BUSY 0xCFFFFFFF
#define S_00821C_CPC_CPF_BUSY(x) (((x) & 0x1) << 30)
#define G_00821C_CPC_CPF_BUSY(x) (((x) >> 30) & 0x1)
#define C_00821C_CPC_CPF_BUSY 0xBFFFFFFF
#define S_00821C_CPF_BUSY(x) (((x) & 0x1) << 31)
#define G_00821C_CPF_BUSY(x) (((x) >> 31) & 0x1)
#define C_00821C_CPF_BUSY 0x7FFFFFFF
#define R_008220_CP_CPF_BUSY_STAT 0x008220
#define S_008220_REG_BUS_FIFO_BUSY(x) (((x) & 0x1) << 0)
#define G_008220_REG_BUS_FIFO_BUSY(x) (((x) >> 0) & 0x1)
#define C_008220_REG_BUS_FIFO_BUSY 0xFFFFFFFE
#define S_008220_CSF_RING_BUSY(x) (((x) & 0x1) << 1)
#define G_008220_CSF_RING_BUSY(x) (((x) >> 1) & 0x1)
#define C_008220_CSF_RING_BUSY 0xFFFFFFFD
#define S_008220_CSF_INDIRECT1_BUSY(x) (((x) & 0x1) << 2)
#define G_008220_CSF_INDIRECT1_BUSY(x) (((x) >> 2) & 0x1)
#define C_008220_CSF_INDIRECT1_BUSY 0xFFFFFFFB
#define S_008220_CSF_INDIRECT2_BUSY(x) (((x) & 0x1) << 3)
#define G_008220_CSF_INDIRECT2_BUSY(x) (((x) >> 3) & 0x1)
#define C_008220_CSF_INDIRECT2_BUSY 0xFFFFFFF7
#define S_008220_CSF_STATE_BUSY(x) (((x) & 0x1) << 4)
#define G_008220_CSF_STATE_BUSY(x) (((x) >> 4) & 0x1)
#define C_008220_CSF_STATE_BUSY 0xFFFFFFEF
#define S_008220_CSF_CE_INDR1_BUSY(x) (((x) & 0x1) << 5)
#define G_008220_CSF_CE_INDR1_BUSY(x) (((x) >> 5) & 0x1)
#define C_008220_CSF_CE_INDR1_BUSY 0xFFFFFFDF
#define S_008220_CSF_CE_INDR2_BUSY(x) (((x) & 0x1) << 6)
#define G_008220_CSF_CE_INDR2_BUSY(x) (((x) >> 6) & 0x1)
#define C_008220_CSF_CE_INDR2_BUSY 0xFFFFFFBF
#define S_008220_CSF_ARBITER_BUSY(x) (((x) & 0x1) << 7)
#define G_008220_CSF_ARBITER_BUSY(x) (((x) >> 7) & 0x1)
#define C_008220_CSF_ARBITER_BUSY 0xFFFFFF7F
#define S_008220_CSF_INPUT_BUSY(x) (((x) & 0x1) << 8)
#define G_008220_CSF_INPUT_BUSY(x) (((x) >> 8) & 0x1)
#define C_008220_CSF_INPUT_BUSY 0xFFFFFEFF
#define S_008220_OUTSTANDING_READ_TAGS(x) (((x) & 0x1) << 9)
#define G_008220_OUTSTANDING_READ_TAGS(x) (((x) >> 9) & 0x1)
#define C_008220_OUTSTANDING_READ_TAGS 0xFFFFFDFF
#define S_008220_HPD_PROCESSING_EOP_BUSY(x) (((x) & 0x1) << 11)
#define G_008220_HPD_PROCESSING_EOP_BUSY(x) (((x) >> 11) & 0x1)
#define C_008220_HPD_PROCESSING_EOP_BUSY 0xFFFFF7FF
#define S_008220_HQD_DISPATCH_BUSY(x) (((x) & 0x1) << 12)
#define G_008220_HQD_DISPATCH_BUSY(x) (((x) >> 12) & 0x1)
#define C_008220_HQD_DISPATCH_BUSY 0xFFFFEFFF
#define S_008220_HQD_IQ_TIMER_BUSY(x) (((x) & 0x1) << 13)
#define G_008220_HQD_IQ_TIMER_BUSY(x) (((x) >> 13) & 0x1)
#define C_008220_HQD_IQ_TIMER_BUSY 0xFFFFDFFF
#define S_008220_HQD_DMA_OFFLOAD_BUSY(x) (((x) & 0x1) << 14)
#define G_008220_HQD_DMA_OFFLOAD_BUSY(x) (((x) >> 14) & 0x1)
#define C_008220_HQD_DMA_OFFLOAD_BUSY 0xFFFFBFFF
#define S_008220_HQD_WAIT_SEMAPHORE_BUSY(x) (((x) & 0x1) << 15)
#define G_008220_HQD_WAIT_SEMAPHORE_BUSY(x) (((x) >> 15) & 0x1)
#define C_008220_HQD_WAIT_SEMAPHORE_BUSY 0xFFFF7FFF
#define S_008220_HQD_SIGNAL_SEMAPHORE_BUSY(x) (((x) & 0x1) << 16)
#define G_008220_HQD_SIGNAL_SEMAPHORE_BUSY(x) (((x) >> 16) & 0x1)
#define C_008220_HQD_SIGNAL_SEMAPHORE_BUSY 0xFFFEFFFF
#define S_008220_HQD_MESSAGE_BUSY(x) (((x) & 0x1) << 17)
#define G_008220_HQD_MESSAGE_BUSY(x) (((x) >> 17) & 0x1)
#define C_008220_HQD_MESSAGE_BUSY 0xFFFDFFFF
#define S_008220_HQD_PQ_FETCHER_BUSY(x) (((x) & 0x1) << 18)
#define G_008220_HQD_PQ_FETCHER_BUSY(x) (((x) >> 18) & 0x1)
#define C_008220_HQD_PQ_FETCHER_BUSY 0xFFFBFFFF
#define S_008220_HQD_IB_FETCHER_BUSY(x) (((x) & 0x1) << 19)
#define G_008220_HQD_IB_FETCHER_BUSY(x) (((x) >> 19) & 0x1)
#define C_008220_HQD_IB_FETCHER_BUSY 0xFFF7FFFF
#define S_008220_HQD_IQ_FETCHER_BUSY(x) (((x) & 0x1) << 20)
#define G_008220_HQD_IQ_FETCHER_BUSY(x) (((x) >> 20) & 0x1)
#define C_008220_HQD_IQ_FETCHER_BUSY 0xFFEFFFFF
#define S_008220_HQD_EOP_FETCHER_BUSY(x) (((x) & 0x1) << 21)
#define G_008220_HQD_EOP_FETCHER_BUSY(x) (((x) >> 21) & 0x1)
#define C_008220_HQD_EOP_FETCHER_BUSY 0xFFDFFFFF
#define S_008220_HQD_CONSUMED_RPTR_BUSY(x) (((x) & 0x1) << 22)
#define G_008220_HQD_CONSUMED_RPTR_BUSY(x) (((x) >> 22) & 0x1)
#define C_008220_HQD_CONSUMED_RPTR_BUSY 0xFFBFFFFF
#define S_008220_HQD_FETCHER_ARB_BUSY(x) (((x) & 0x1) << 23)
#define G_008220_HQD_FETCHER_ARB_BUSY(x) (((x) >> 23) & 0x1)
#define C_008220_HQD_FETCHER_ARB_BUSY 0xFF7FFFFF
#define S_008220_HQD_ROQ_ALIGN_BUSY(x) (((x) & 0x1) << 24)
#define G_008220_HQD_ROQ_ALIGN_BUSY(x) (((x) >> 24) & 0x1)
#define C_008220_HQD_ROQ_ALIGN_BUSY 0xFEFFFFFF
#define S_008220_HQD_ROQ_EOP_BUSY(x) (((x) & 0x1) << 25)
#define G_008220_HQD_ROQ_EOP_BUSY(x) (((x) >> 25) & 0x1)
#define C_008220_HQD_ROQ_EOP_BUSY 0xFDFFFFFF
#define S_008220_HQD_ROQ_IQ_BUSY(x) (((x) & 0x1) << 26)
#define G_008220_HQD_ROQ_IQ_BUSY(x) (((x) >> 26) & 0x1)
#define C_008220_HQD_ROQ_IQ_BUSY 0xFBFFFFFF
#define S_008220_HQD_ROQ_PQ_BUSY(x) (((x) & 0x1) << 27)
#define G_008220_HQD_ROQ_PQ_BUSY(x) (((x) >> 27) & 0x1)
#define C_008220_HQD_ROQ_PQ_BUSY 0xF7FFFFFF
#define S_008220_HQD_ROQ_IB_BUSY(x) (((x) & 0x1) << 28)
#define G_008220_HQD_ROQ_IB_BUSY(x) (((x) >> 28) & 0x1)
#define C_008220_HQD_ROQ_IB_BUSY 0xEFFFFFFF
#define S_008220_HQD_WPTR_POLL_BUSY(x) (((x) & 0x1) << 29)
#define G_008220_HQD_WPTR_POLL_BUSY(x) (((x) >> 29) & 0x1)
#define C_008220_HQD_WPTR_POLL_BUSY 0xDFFFFFFF
#define S_008220_HQD_PQ_BUSY(x) (((x) & 0x1) << 30)
#define G_008220_HQD_PQ_BUSY(x) (((x) >> 30) & 0x1)
#define C_008220_HQD_PQ_BUSY 0xBFFFFFFF
#define S_008220_HQD_IB_BUSY(x) (((x) & 0x1) << 31)
#define G_008220_HQD_IB_BUSY(x) (((x) >> 31) & 0x1)
#define C_008220_HQD_IB_BUSY 0x7FFFFFFF
#define R_008224_CP_CPF_STALLED_STAT1 0x008224
#define S_008224_RING_FETCHING_DATA(x) (((x) & 0x1) << 0)
#define G_008224_RING_FETCHING_DATA(x) (((x) >> 0) & 0x1)
#define C_008224_RING_FETCHING_DATA 0xFFFFFFFE
#define S_008224_INDR1_FETCHING_DATA(x) (((x) & 0x1) << 1)
#define G_008224_INDR1_FETCHING_DATA(x) (((x) >> 1) & 0x1)
#define C_008224_INDR1_FETCHING_DATA 0xFFFFFFFD
#define S_008224_INDR2_FETCHING_DATA(x) (((x) & 0x1) << 2)
#define G_008224_INDR2_FETCHING_DATA(x) (((x) >> 2) & 0x1)
#define C_008224_INDR2_FETCHING_DATA 0xFFFFFFFB
#define S_008224_STATE_FETCHING_DATA(x) (((x) & 0x1) << 3)
#define G_008224_STATE_FETCHING_DATA(x) (((x) >> 3) & 0x1)
#define C_008224_STATE_FETCHING_DATA 0xFFFFFFF7
#define S_008224_TCIU_WAITING_ON_FREE(x) (((x) & 0x1) << 5)
#define G_008224_TCIU_WAITING_ON_FREE(x) (((x) >> 5) & 0x1)
#define C_008224_TCIU_WAITING_ON_FREE 0xFFFFFFDF
#define S_008224_TCIU_WAITING_ON_TAGS(x) (((x) & 0x1) << 6)
#define G_008224_TCIU_WAITING_ON_TAGS(x) (((x) >> 6) & 0x1)
#define C_008224_TCIU_WAITING_ON_TAGS 0xFFFFFFBF
#define S_008224_ATCL2IU_WAITING_ON_FREE(x) (((x) & 0x1) << 7)
#define G_008224_ATCL2IU_WAITING_ON_FREE(x) (((x) >> 7) & 0x1)
#define C_008224_ATCL2IU_WAITING_ON_FREE 0xFFFFFF7F
#define S_008224_ATCL2IU_WAITING_ON_TAGS(x) (((x) & 0x1) << 8)
#define G_008224_ATCL2IU_WAITING_ON_TAGS(x) (((x) >> 8) & 0x1)
#define C_008224_ATCL2IU_WAITING_ON_TAGS 0xFFFFFEFF
#define S_008224_ATCL1_WAITING_ON_TRANS(x) (((x) & 0x1) << 9)
#define G_008224_ATCL1_WAITING_ON_TRANS(x) (((x) >> 9) & 0x1)
#define C_008224_ATCL1_WAITING_ON_TRANS 0xFFFFFDFF
#define R_030230_CP_COHER_SIZE_HI 0x030230
#define S_030230_COHER_SIZE_HI_256B(x) (((x) & 0xFF) << 0)
#define G_030230_COHER_SIZE_HI_256B(x) (((x) >> 0) & 0xFF)
#define C_030230_COHER_SIZE_HI_256B 0xFFFFFF00
/* */
#define R_0088B0_VGT_VTX_VECT_EJECT_REG 0x0088B0
#define S_0088B0_PRIM_COUNT(x) (((x) & 0x3FF) << 0)
#define G_0088B0_PRIM_COUNT(x) (((x) >> 0) & 0x3FF)
#define C_0088B0_PRIM_COUNT 0xFFFFFC00
#define R_0088C4_VGT_CACHE_INVALIDATION 0x0088C4
#define S_0088C4_VS_NO_EXTRA_BUFFER(x) (((x) & 0x1) << 5)
#define G_0088C4_VS_NO_EXTRA_BUFFER(x) (((x) >> 5) & 0x1)
#define C_0088C4_VS_NO_EXTRA_BUFFER 0xFFFFFFDF
#define S_0088C4_STREAMOUT_FULL_FLUSH(x) (((x) & 0x1) << 13)
#define G_0088C4_STREAMOUT_FULL_FLUSH(x) (((x) >> 13) & 0x1)
#define C_0088C4_STREAMOUT_FULL_FLUSH 0xFFFFDFFF
#define S_0088C4_ES_LIMIT(x) (((x) & 0x1F) << 16)
#define G_0088C4_ES_LIMIT(x) (((x) >> 16) & 0x1F)
#define C_0088C4_ES_LIMIT 0xFFE0FFFF
#define R_0088C8_VGT_ESGS_RING_SIZE 0x0088C8
#define R_0088CC_VGT_GSVS_RING_SIZE 0x0088CC
#define R_0088D4_VGT_GS_VERTEX_REUSE 0x0088D4
#define S_0088D4_VERT_REUSE(x) (((x) & 0x1F) << 0)
#define G_0088D4_VERT_REUSE(x) (((x) >> 0) & 0x1F)
#define C_0088D4_VERT_REUSE 0xFFFFFFE0
#define R_008958_VGT_PRIMITIVE_TYPE 0x008958
#define S_008958_PRIM_TYPE(x) (((x) & 0x3F) << 0)
#define G_008958_PRIM_TYPE(x) (((x) >> 0) & 0x3F)
#define C_008958_PRIM_TYPE 0xFFFFFFC0
#define V_008958_DI_PT_NONE 0x00
#define V_008958_DI_PT_POINTLIST 0x01
#define V_008958_DI_PT_LINELIST 0x02
#define V_008958_DI_PT_LINESTRIP 0x03
#define V_008958_DI_PT_TRILIST 0x04
#define V_008958_DI_PT_TRIFAN 0x05
#define V_008958_DI_PT_TRISTRIP 0x06
#define V_008958_DI_PT_UNUSED_0 0x07
#define V_008958_DI_PT_UNUSED_1 0x08
#define V_008958_DI_PT_PATCH 0x09
#define V_008958_DI_PT_LINELIST_ADJ 0x0A
#define V_008958_DI_PT_LINESTRIP_ADJ 0x0B
#define V_008958_DI_PT_TRILIST_ADJ 0x0C
#define V_008958_DI_PT_TRISTRIP_ADJ 0x0D
#define V_008958_DI_PT_UNUSED_3 0x0E
#define V_008958_DI_PT_UNUSED_4 0x0F
#define V_008958_DI_PT_TRI_WITH_WFLAGS 0x10
#define V_008958_DI_PT_RECTLIST 0x11
#define V_008958_DI_PT_LINELOOP 0x12
#define V_008958_DI_PT_QUADLIST 0x13
#define V_008958_DI_PT_QUADSTRIP 0x14
#define V_008958_DI_PT_POLYGON 0x15
#define V_008958_DI_PT_2D_COPY_RECT_LIST_V0 0x16
#define V_008958_DI_PT_2D_COPY_RECT_LIST_V1 0x17
#define V_008958_DI_PT_2D_COPY_RECT_LIST_V2 0x18
#define V_008958_DI_PT_2D_COPY_RECT_LIST_V3 0x19
#define V_008958_DI_PT_2D_FILL_RECT_LIST 0x1A
#define V_008958_DI_PT_2D_LINE_STRIP 0x1B
#define V_008958_DI_PT_2D_TRI_STRIP 0x1C
#define R_00895C_VGT_INDEX_TYPE 0x00895C
#define S_00895C_INDEX_TYPE(x) (((x) & 0x03) << 0)
#define G_00895C_INDEX_TYPE(x) (((x) >> 0) & 0x03)
#define C_00895C_INDEX_TYPE 0xFFFFFFFC
#define V_00895C_DI_INDEX_SIZE_16_BIT 0x00
#define V_00895C_DI_INDEX_SIZE_32_BIT 0x01
#define R_008960_VGT_STRMOUT_BUFFER_FILLED_SIZE_0 0x008960
#define R_008964_VGT_STRMOUT_BUFFER_FILLED_SIZE_1 0x008964
#define R_008968_VGT_STRMOUT_BUFFER_FILLED_SIZE_2 0x008968
#define R_00896C_VGT_STRMOUT_BUFFER_FILLED_SIZE_3 0x00896C
#define R_008970_VGT_NUM_INDICES 0x008970
#define R_008974_VGT_NUM_INSTANCES 0x008974
#define R_008988_VGT_TF_RING_SIZE 0x008988
#define S_008988_SIZE(x) (((x) & 0xFFFF) << 0)
#define G_008988_SIZE(x) (((x) >> 0) & 0xFFFF)
#define C_008988_SIZE 0xFFFF0000
#define R_0089B0_VGT_HS_OFFCHIP_PARAM 0x0089B0
#define S_0089B0_OFFCHIP_BUFFERING(x) (((x) & 0x7F) << 0)
#define G_0089B0_OFFCHIP_BUFFERING(x) (((x) >> 0) & 0x7F)
#define C_0089B0_OFFCHIP_BUFFERING 0xFFFFFF80
#define R_0089B8_VGT_TF_MEMORY_BASE 0x0089B8
#define R_008A14_PA_CL_ENHANCE 0x008A14
#define S_008A14_CLIP_VTX_REORDER_ENA(x) (((x) & 0x1) << 0)
#define G_008A14_CLIP_VTX_REORDER_ENA(x) (((x) >> 0) & 0x1)
#define C_008A14_CLIP_VTX_REORDER_ENA 0xFFFFFFFE
#define S_008A14_NUM_CLIP_SEQ(x) (((x) & 0x03) << 1)
#define G_008A14_NUM_CLIP_SEQ(x) (((x) >> 1) & 0x03)
#define C_008A14_NUM_CLIP_SEQ 0xFFFFFFF9
#define S_008A14_CLIPPED_PRIM_SEQ_STALL(x) (((x) & 0x1) << 3)
#define G_008A14_CLIPPED_PRIM_SEQ_STALL(x) (((x) >> 3) & 0x1)
#define C_008A14_CLIPPED_PRIM_SEQ_STALL 0xFFFFFFF7
#define S_008A14_VE_NAN_PROC_DISABLE(x) (((x) & 0x1) << 4)
#define G_008A14_VE_NAN_PROC_DISABLE(x) (((x) >> 4) & 0x1)
#define C_008A14_VE_NAN_PROC_DISABLE 0xFFFFFFEF
#define R_008A60_PA_SU_LINE_STIPPLE_VALUE 0x008A60
#define S_008A60_LINE_STIPPLE_VALUE(x) (((x) & 0xFFFFFF) << 0)
#define G_008A60_LINE_STIPPLE_VALUE(x) (((x) >> 0) & 0xFFFFFF)
#define C_008A60_LINE_STIPPLE_VALUE 0xFF000000
#define R_008B10_PA_SC_LINE_STIPPLE_STATE 0x008B10
#define S_008B10_CURRENT_PTR(x) (((x) & 0x0F) << 0)
#define G_008B10_CURRENT_PTR(x) (((x) >> 0) & 0x0F)
#define C_008B10_CURRENT_PTR 0xFFFFFFF0
#define S_008B10_CURRENT_COUNT(x) (((x) & 0xFF) << 8)
#define G_008B10_CURRENT_COUNT(x) (((x) >> 8) & 0xFF)
#define C_008B10_CURRENT_COUNT 0xFFFF00FF
#define R_008670_CP_STALLED_STAT3 0x008670
#define S_008670_CE_TO_CSF_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 0)
#define G_008670_CE_TO_CSF_NOT_RDY_TO_RCV(x) (((x) >> 0) & 0x1)
#define C_008670_CE_TO_CSF_NOT_RDY_TO_RCV 0xFFFFFFFE
#define S_008670_CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 1)
#define G_008670_CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV(x) (((x) >> 1) & 0x1)
#define C_008670_CE_TO_RAM_INIT_FETCHER_NOT_RDY_TO_RCV 0xFFFFFFFD
#define S_008670_CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER(x) (((x) & 0x1) << 2)
#define G_008670_CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER(x) (((x) >> 2) & 0x1)
#define C_008670_CE_WAITING_ON_DATA_FROM_RAM_INIT_FETCHER 0xFFFFFFFB
#define S_008670_CE_TO_RAM_INIT_NOT_RDY(x) (((x) & 0x1) << 3)
#define G_008670_CE_TO_RAM_INIT_NOT_RDY(x) (((x) >> 3) & 0x1)
#define C_008670_CE_TO_RAM_INIT_NOT_RDY 0xFFFFFFF7
#define S_008670_CE_TO_RAM_DUMP_NOT_RDY(x) (((x) & 0x1) << 4)
#define G_008670_CE_TO_RAM_DUMP_NOT_RDY(x) (((x) >> 4) & 0x1)
#define C_008670_CE_TO_RAM_DUMP_NOT_RDY 0xFFFFFFEF
#define S_008670_CE_TO_RAM_WRITE_NOT_RDY(x) (((x) & 0x1) << 5)
#define G_008670_CE_TO_RAM_WRITE_NOT_RDY(x) (((x) >> 5) & 0x1)
#define C_008670_CE_TO_RAM_WRITE_NOT_RDY 0xFFFFFFDF
#define S_008670_CE_TO_INC_FIFO_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 6)
#define G_008670_CE_TO_INC_FIFO_NOT_RDY_TO_RCV(x) (((x) >> 6) & 0x1)
#define C_008670_CE_TO_INC_FIFO_NOT_RDY_TO_RCV 0xFFFFFFBF
#define S_008670_CE_TO_WR_FIFO_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 7)
#define G_008670_CE_TO_WR_FIFO_NOT_RDY_TO_RCV(x) (((x) >> 7) & 0x1)
#define C_008670_CE_TO_WR_FIFO_NOT_RDY_TO_RCV 0xFFFFFF7F
#define S_008670_CE_WAITING_ON_BUFFER_DATA(x) (((x) & 0x1) << 10)
#define G_008670_CE_WAITING_ON_BUFFER_DATA(x) (((x) >> 10) & 0x1)
#define C_008670_CE_WAITING_ON_BUFFER_DATA 0xFFFFFBFF
#define S_008670_CE_WAITING_ON_CE_BUFFER_FLAG(x) (((x) & 0x1) << 11)
#define G_008670_CE_WAITING_ON_CE_BUFFER_FLAG(x) (((x) >> 11) & 0x1)
#define C_008670_CE_WAITING_ON_CE_BUFFER_FLAG 0xFFFFF7FF
#define S_008670_CE_WAITING_ON_DE_COUNTER(x) (((x) & 0x1) << 12)
#define G_008670_CE_WAITING_ON_DE_COUNTER(x) (((x) >> 12) & 0x1)
#define C_008670_CE_WAITING_ON_DE_COUNTER 0xFFFFEFFF
#define S_008670_CE_WAITING_ON_DE_COUNTER_UNDERFLOW(x) (((x) & 0x1) << 13)
#define G_008670_CE_WAITING_ON_DE_COUNTER_UNDERFLOW(x) (((x) >> 13) & 0x1)
#define C_008670_CE_WAITING_ON_DE_COUNTER_UNDERFLOW 0xFFFFDFFF
#define S_008670_TCIU_WAITING_ON_FREE(x) (((x) & 0x1) << 14)
#define G_008670_TCIU_WAITING_ON_FREE(x) (((x) >> 14) & 0x1)
#define C_008670_TCIU_WAITING_ON_FREE 0xFFFFBFFF
#define S_008670_TCIU_WAITING_ON_TAGS(x) (((x) & 0x1) << 15)
#define G_008670_TCIU_WAITING_ON_TAGS(x) (((x) >> 15) & 0x1)
#define C_008670_TCIU_WAITING_ON_TAGS 0xFFFF7FFF
#define S_008670_CE_STALLED_ON_TC_WR_CONFIRM(x) (((x) & 0x1) << 16)
#define G_008670_CE_STALLED_ON_TC_WR_CONFIRM(x) (((x) >> 16) & 0x1)
#define C_008670_CE_STALLED_ON_TC_WR_CONFIRM 0xFFFEFFFF
#define S_008670_CE_STALLED_ON_ATOMIC_RTN_DATA(x) (((x) & 0x1) << 17)
#define G_008670_CE_STALLED_ON_ATOMIC_RTN_DATA(x) (((x) >> 17) & 0x1)
#define C_008670_CE_STALLED_ON_ATOMIC_RTN_DATA 0xFFFDFFFF
#define S_008670_ATCL2IU_WAITING_ON_FREE(x) (((x) & 0x1) << 18)
#define G_008670_ATCL2IU_WAITING_ON_FREE(x) (((x) >> 18) & 0x1)
#define C_008670_ATCL2IU_WAITING_ON_FREE 0xFFFBFFFF
#define S_008670_ATCL2IU_WAITING_ON_TAGS(x) (((x) & 0x1) << 19)
#define G_008670_ATCL2IU_WAITING_ON_TAGS(x) (((x) >> 19) & 0x1)
#define C_008670_ATCL2IU_WAITING_ON_TAGS 0xFFF7FFFF
#define S_008670_ATCL1_WAITING_ON_TRANS(x) (((x) & 0x1) << 20)
#define G_008670_ATCL1_WAITING_ON_TRANS(x) (((x) >> 20) & 0x1)
#define C_008670_ATCL1_WAITING_ON_TRANS 0xFFEFFFFF
#define R_008674_CP_STALLED_STAT1 0x008674
#define S_008674_RBIU_TO_DMA_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 0)
#define G_008674_RBIU_TO_DMA_NOT_RDY_TO_RCV(x) (((x) >> 0) & 0x1)
#define C_008674_RBIU_TO_DMA_NOT_RDY_TO_RCV 0xFFFFFFFE
#define S_008674_RBIU_TO_SEM_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 2)
#define G_008674_RBIU_TO_SEM_NOT_RDY_TO_RCV(x) (((x) >> 2) & 0x1)
#define C_008674_RBIU_TO_SEM_NOT_RDY_TO_RCV 0xFFFFFFFB
#define S_008674_RBIU_TO_MEMWR_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 4)
#define G_008674_RBIU_TO_MEMWR_NOT_RDY_TO_RCV(x) (((x) >> 4) & 0x1)
#define C_008674_RBIU_TO_MEMWR_NOT_RDY_TO_RCV 0xFFFFFFEF
#define S_008674_ME_HAS_ACTIVE_CE_BUFFER_FLAG(x) (((x) & 0x1) << 10)
#define G_008674_ME_HAS_ACTIVE_CE_BUFFER_FLAG(x) (((x) >> 10) & 0x1)
#define C_008674_ME_HAS_ACTIVE_CE_BUFFER_FLAG 0xFFFFFBFF
#define S_008674_ME_HAS_ACTIVE_DE_BUFFER_FLAG(x) (((x) & 0x1) << 11)
#define G_008674_ME_HAS_ACTIVE_DE_BUFFER_FLAG(x) (((x) >> 11) & 0x1)
#define C_008674_ME_HAS_ACTIVE_DE_BUFFER_FLAG 0xFFFFF7FF
#define S_008674_ME_STALLED_ON_TC_WR_CONFIRM(x) (((x) & 0x1) << 12)
#define G_008674_ME_STALLED_ON_TC_WR_CONFIRM(x) (((x) >> 12) & 0x1)
#define C_008674_ME_STALLED_ON_TC_WR_CONFIRM 0xFFFFEFFF
#define S_008674_ME_STALLED_ON_ATOMIC_RTN_DATA(x) (((x) & 0x1) << 13)
#define G_008674_ME_STALLED_ON_ATOMIC_RTN_DATA(x) (((x) >> 13) & 0x1)
#define C_008674_ME_STALLED_ON_ATOMIC_RTN_DATA 0xFFFFDFFF
#define S_008674_ME_WAITING_ON_TC_READ_DATA(x) (((x) & 0x1) << 14)
#define G_008674_ME_WAITING_ON_TC_READ_DATA(x) (((x) >> 14) & 0x1)
#define C_008674_ME_WAITING_ON_TC_READ_DATA 0xFFFFBFFF
#define S_008674_ME_WAITING_ON_REG_READ_DATA(x) (((x) & 0x1) << 15)
#define G_008674_ME_WAITING_ON_REG_READ_DATA(x) (((x) >> 15) & 0x1)
#define C_008674_ME_WAITING_ON_REG_READ_DATA 0xFFFF7FFF
#define S_008674_RCIU_WAITING_ON_GDS_FREE(x) (((x) & 0x1) << 23)
#define G_008674_RCIU_WAITING_ON_GDS_FREE(x) (((x) >> 23) & 0x1)
#define C_008674_RCIU_WAITING_ON_GDS_FREE 0xFF7FFFFF
#define S_008674_RCIU_WAITING_ON_GRBM_FREE(x) (((x) & 0x1) << 24)
#define G_008674_RCIU_WAITING_ON_GRBM_FREE(x) (((x) >> 24) & 0x1)
#define C_008674_RCIU_WAITING_ON_GRBM_FREE 0xFEFFFFFF
#define S_008674_RCIU_WAITING_ON_VGT_FREE(x) (((x) & 0x1) << 25)
#define G_008674_RCIU_WAITING_ON_VGT_FREE(x) (((x) >> 25) & 0x1)
#define C_008674_RCIU_WAITING_ON_VGT_FREE 0xFDFFFFFF
#define S_008674_RCIU_STALLED_ON_ME_READ(x) (((x) & 0x1) << 26)
#define G_008674_RCIU_STALLED_ON_ME_READ(x) (((x) >> 26) & 0x1)
#define C_008674_RCIU_STALLED_ON_ME_READ 0xFBFFFFFF
#define S_008674_RCIU_STALLED_ON_DMA_READ(x) (((x) & 0x1) << 27)
#define G_008674_RCIU_STALLED_ON_DMA_READ(x) (((x) >> 27) & 0x1)
#define C_008674_RCIU_STALLED_ON_DMA_READ 0xF7FFFFFF
#define S_008674_RCIU_STALLED_ON_APPEND_READ(x) (((x) & 0x1) << 28)
#define G_008674_RCIU_STALLED_ON_APPEND_READ(x) (((x) >> 28) & 0x1)
#define C_008674_RCIU_STALLED_ON_APPEND_READ 0xEFFFFFFF
#define S_008674_RCIU_HALTED_BY_REG_VIOLATION(x) (((x) & 0x1) << 29)
#define G_008674_RCIU_HALTED_BY_REG_VIOLATION(x) (((x) >> 29) & 0x1)
#define C_008674_RCIU_HALTED_BY_REG_VIOLATION 0xDFFFFFFF
#define R_008678_CP_STALLED_STAT2 0x008678
#define S_008678_PFP_TO_CSF_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 0)
#define G_008678_PFP_TO_CSF_NOT_RDY_TO_RCV(x) (((x) >> 0) & 0x1)
#define C_008678_PFP_TO_CSF_NOT_RDY_TO_RCV 0xFFFFFFFE
#define S_008678_PFP_TO_MEQ_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 1)
#define G_008678_PFP_TO_MEQ_NOT_RDY_TO_RCV(x) (((x) >> 1) & 0x1)
#define C_008678_PFP_TO_MEQ_NOT_RDY_TO_RCV 0xFFFFFFFD
#define S_008678_PFP_TO_RCIU_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 2)
#define G_008678_PFP_TO_RCIU_NOT_RDY_TO_RCV(x) (((x) >> 2) & 0x1)
#define C_008678_PFP_TO_RCIU_NOT_RDY_TO_RCV 0xFFFFFFFB
#define S_008678_PFP_TO_VGT_WRITES_PENDING(x) (((x) & 0x1) << 4)
#define G_008678_PFP_TO_VGT_WRITES_PENDING(x) (((x) >> 4) & 0x1)
#define C_008678_PFP_TO_VGT_WRITES_PENDING 0xFFFFFFEF
#define S_008678_PFP_RCIU_READ_PENDING(x) (((x) & 0x1) << 5)
#define G_008678_PFP_RCIU_READ_PENDING(x) (((x) >> 5) & 0x1)
#define C_008678_PFP_RCIU_READ_PENDING 0xFFFFFFDF
#define S_008678_PFP_WAITING_ON_BUFFER_DATA(x) (((x) & 0x1) << 8)
#define G_008678_PFP_WAITING_ON_BUFFER_DATA(x) (((x) >> 8) & 0x1)
#define C_008678_PFP_WAITING_ON_BUFFER_DATA 0xFFFFFEFF
#define S_008678_ME_WAIT_ON_CE_COUNTER(x) (((x) & 0x1) << 9)
#define G_008678_ME_WAIT_ON_CE_COUNTER(x) (((x) >> 9) & 0x1)
#define C_008678_ME_WAIT_ON_CE_COUNTER 0xFFFFFDFF
#define S_008678_ME_WAIT_ON_AVAIL_BUFFER(x) (((x) & 0x1) << 10)
#define G_008678_ME_WAIT_ON_AVAIL_BUFFER(x) (((x) >> 10) & 0x1)
#define C_008678_ME_WAIT_ON_AVAIL_BUFFER 0xFFFFFBFF
#define S_008678_GFX_CNTX_NOT_AVAIL_TO_ME(x) (((x) & 0x1) << 11)
#define G_008678_GFX_CNTX_NOT_AVAIL_TO_ME(x) (((x) >> 11) & 0x1)
#define C_008678_GFX_CNTX_NOT_AVAIL_TO_ME 0xFFFFF7FF
#define S_008678_ME_RCIU_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 12)
#define G_008678_ME_RCIU_NOT_RDY_TO_RCV(x) (((x) >> 12) & 0x1)
#define C_008678_ME_RCIU_NOT_RDY_TO_RCV 0xFFFFEFFF
#define S_008678_ME_TO_CONST_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 13)
#define G_008678_ME_TO_CONST_NOT_RDY_TO_RCV(x) (((x) >> 13) & 0x1)
#define C_008678_ME_TO_CONST_NOT_RDY_TO_RCV 0xFFFFDFFF
#define S_008678_ME_WAITING_DATA_FROM_PFP(x) (((x) & 0x1) << 14)
#define G_008678_ME_WAITING_DATA_FROM_PFP(x) (((x) >> 14) & 0x1)
#define C_008678_ME_WAITING_DATA_FROM_PFP 0xFFFFBFFF
#define S_008678_ME_WAITING_ON_PARTIAL_FLUSH(x) (((x) & 0x1) << 15)
#define G_008678_ME_WAITING_ON_PARTIAL_FLUSH(x) (((x) >> 15) & 0x1)
#define C_008678_ME_WAITING_ON_PARTIAL_FLUSH 0xFFFF7FFF
#define S_008678_MEQ_TO_ME_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 16)
#define G_008678_MEQ_TO_ME_NOT_RDY_TO_RCV(x) (((x) >> 16) & 0x1)
#define C_008678_MEQ_TO_ME_NOT_RDY_TO_RCV 0xFFFEFFFF
#define S_008678_STQ_TO_ME_NOT_RDY_TO_RCV(x) (((x) & 0x1) << 17)
#define G_008678_STQ_TO_ME_NOT_RDY_TO_RCV(x) (((x) >> 17) & 0x1)
#define C_008678_STQ_TO_ME_NOT_RDY_TO_RCV 0xFFFDFFFF
#define S_008678_ME_WAITING_DATA_FROM_STQ(x) (((x) & 0x1) << 18)
#define G_008678_ME_WAITING_DATA_FROM_STQ(x) (((x) >> 18) & 0x1)
#define C_008678_ME_WAITING_DATA_FROM_STQ 0xFFFBFFFF
#define S_008678_PFP_STALLED_ON_TC_WR_CONFIRM(x) (((x) & 0x1) << 19)
#define G_008678_PFP_STALLED_ON_TC_WR_CONFIRM(x) (((x) >> 19) & 0x1)
#define C_008678_PFP_STALLED_ON_TC_WR_CONFIRM 0xFFF7FFFF
#define S_008678_PFP_STALLED_ON_ATOMIC_RTN_DATA(x) (((x) & 0x1) << 20)
#define G_008678_PFP_STALLED_ON_ATOMIC_RTN_DATA(x) (((x) >> 20) & 0x1)
#define C_008678_PFP_STALLED_ON_ATOMIC_RTN_DATA 0xFFEFFFFF
#define S_008678_EOPD_FIFO_NEEDS_SC_EOP_DONE(x) (((x) & 0x1) << 21)
#define G_008678_EOPD_FIFO_NEEDS_SC_EOP_DONE(x) (((x) >> 21) & 0x1)
#define C_008678_EOPD_FIFO_NEEDS_SC_EOP_DONE 0xFFDFFFFF
#define S_008678_EOPD_FIFO_NEEDS_WR_CONFIRM(x) (((x) & 0x1) << 22)
#define G_008678_EOPD_FIFO_NEEDS_WR_CONFIRM(x) (((x) >> 22) & 0x1)
#define C_008678_EOPD_FIFO_NEEDS_WR_CONFIRM 0xFFBFFFFF
#define S_008678_STRMO_WR_OF_PRIM_DATA_PENDING(x) (((x) & 0x1) << 23)
#define G_008678_STRMO_WR_OF_PRIM_DATA_PENDING(x) (((x) >> 23) & 0x1)
#define C_008678_STRMO_WR_OF_PRIM_DATA_PENDING 0xFF7FFFFF
#define S_008678_PIPE_STATS_WR_DATA_PENDING(x) (((x) & 0x1) << 24)
#define G_008678_PIPE_STATS_WR_DATA_PENDING(x) (((x) >> 24) & 0x1)
#define C_008678_PIPE_STATS_WR_DATA_PENDING 0xFEFFFFFF
#define S_008678_APPEND_RDY_WAIT_ON_CS_DONE(x) (((x) & 0x1) << 25)
#define G_008678_APPEND_RDY_WAIT_ON_CS_DONE(x) (((x) >> 25) & 0x1)
#define C_008678_APPEND_RDY_WAIT_ON_CS_DONE 0xFDFFFFFF
#define S_008678_APPEND_RDY_WAIT_ON_PS_DONE(x) (((x) & 0x1) << 26)
#define G_008678_APPEND_RDY_WAIT_ON_PS_DONE(x) (((x) >> 26) & 0x1)
#define C_008678_APPEND_RDY_WAIT_ON_PS_DONE 0xFBFFFFFF
#define S_008678_APPEND_WAIT_ON_WR_CONFIRM(x) (((x) & 0x1) << 27)
#define G_008678_APPEND_WAIT_ON_WR_CONFIRM(x) (((x) >> 27) & 0x1)
#define C_008678_APPEND_WAIT_ON_WR_CONFIRM 0xF7FFFFFF
#define S_008678_APPEND_ACTIVE_PARTITION(x) (((x) & 0x1) << 28)
#define G_008678_APPEND_ACTIVE_PARTITION(x) (((x) >> 28) & 0x1)
#define C_008678_APPEND_ACTIVE_PARTITION 0xEFFFFFFF
#define S_008678_APPEND_WAITING_TO_SEND_MEMWRITE(x) (((x) & 0x1) << 29)
#define G_008678_APPEND_WAITING_TO_SEND_MEMWRITE(x) (((x) >> 29) & 0x1)
#define C_008678_APPEND_WAITING_TO_SEND_MEMWRITE 0xDFFFFFFF
#define S_008678_SURF_SYNC_NEEDS_IDLE_CNTXS(x) (((x) & 0x1) << 30)
#define G_008678_SURF_SYNC_NEEDS_IDLE_CNTXS(x) (((x) >> 30) & 0x1)
#define C_008678_SURF_SYNC_NEEDS_IDLE_CNTXS 0xBFFFFFFF
#define S_008678_SURF_SYNC_NEEDS_ALL_CLEAN(x) (((x) & 0x1) << 31)
#define G_008678_SURF_SYNC_NEEDS_ALL_CLEAN(x) (((x) >> 31) & 0x1)
#define C_008678_SURF_SYNC_NEEDS_ALL_CLEAN 0x7FFFFFFF
#define R_008680_CP_STAT 0x008680
#define S_008680_ROQ_RING_BUSY(x) (((x) & 0x1) << 9)
#define G_008680_ROQ_RING_BUSY(x) (((x) >> 9) & 0x1)
#define C_008680_ROQ_RING_BUSY 0xFFFFFDFF
#define S_008680_ROQ_INDIRECT1_BUSY(x) (((x) & 0x1) << 10)
#define G_008680_ROQ_INDIRECT1_BUSY(x) (((x) >> 10) & 0x1)
#define C_008680_ROQ_INDIRECT1_BUSY 0xFFFFFBFF
#define S_008680_ROQ_INDIRECT2_BUSY(x) (((x) & 0x1) << 11)
#define G_008680_ROQ_INDIRECT2_BUSY(x) (((x) >> 11) & 0x1)
#define C_008680_ROQ_INDIRECT2_BUSY 0xFFFFF7FF
#define S_008680_ROQ_STATE_BUSY(x) (((x) & 0x1) << 12)
#define G_008680_ROQ_STATE_BUSY(x) (((x) >> 12) & 0x1)
#define C_008680_ROQ_STATE_BUSY 0xFFFFEFFF
#define S_008680_DC_BUSY(x) (((x) & 0x1) << 13)
#define G_008680_DC_BUSY(x) (((x) >> 13) & 0x1)
#define C_008680_DC_BUSY 0xFFFFDFFF
#define S_008680_ATCL2IU_BUSY(x) (((x) & 0x1) << 14)
#define G_008680_ATCL2IU_BUSY(x) (((x) >> 14) & 0x1)
#define C_008680_ATCL2IU_BUSY 0xFFFFBFFF
#define S_008680_PFP_BUSY(x) (((x) & 0x1) << 15)
#define G_008680_PFP_BUSY(x) (((x) >> 15) & 0x1)
#define C_008680_PFP_BUSY 0xFFFF7FFF
#define S_008680_MEQ_BUSY(x) (((x) & 0x1) << 16)
#define G_008680_MEQ_BUSY(x) (((x) >> 16) & 0x1)
#define C_008680_MEQ_BUSY 0xFFFEFFFF
#define S_008680_ME_BUSY(x) (((x) & 0x1) << 17)
#define G_008680_ME_BUSY(x) (((x) >> 17) & 0x1)
#define C_008680_ME_BUSY 0xFFFDFFFF
#define S_008680_QUERY_BUSY(x) (((x) & 0x1) << 18)
#define G_008680_QUERY_BUSY(x) (((x) >> 18) & 0x1)
#define C_008680_QUERY_BUSY 0xFFFBFFFF
#define S_008680_SEMAPHORE_BUSY(x) (((x) & 0x1) << 19)
#define G_008680_SEMAPHORE_BUSY(x) (((x) >> 19) & 0x1)
#define C_008680_SEMAPHORE_BUSY 0xFFF7FFFF
#define S_008680_INTERRUPT_BUSY(x) (((x) & 0x1) << 20)
#define G_008680_INTERRUPT_BUSY(x) (((x) >> 20) & 0x1)
#define C_008680_INTERRUPT_BUSY 0xFFEFFFFF
#define S_008680_SURFACE_SYNC_BUSY(x) (((x) & 0x1) << 21)
#define G_008680_SURFACE_SYNC_BUSY(x) (((x) >> 21) & 0x1)
#define C_008680_SURFACE_SYNC_BUSY 0xFFDFFFFF
#define S_008680_DMA_BUSY(x) (((x) & 0x1) << 22)
#define G_008680_DMA_BUSY(x) (((x) >> 22) & 0x1)
#define C_008680_DMA_BUSY 0xFFBFFFFF
#define S_008680_RCIU_BUSY(x) (((x) & 0x1) << 23)
#define G_008680_RCIU_BUSY(x) (((x) >> 23) & 0x1)
#define C_008680_RCIU_BUSY 0xFF7FFFFF
#define S_008680_SCRATCH_RAM_BUSY(x) (((x) & 0x1) << 24)
#define G_008680_SCRATCH_RAM_BUSY(x) (((x) >> 24) & 0x1)
#define C_008680_SCRATCH_RAM_BUSY 0xFEFFFFFF
#define S_008680_CPC_CPG_BUSY(x) (((x) & 0x1) << 25)
#define G_008680_CPC_CPG_BUSY(x) (((x) >> 25) & 0x1)
#define C_008680_CPC_CPG_BUSY 0xFDFFFFFF
#define S_008680_CE_BUSY(x) (((x) & 0x1) << 26)
#define G_008680_CE_BUSY(x) (((x) >> 26) & 0x1)
#define C_008680_CE_BUSY 0xFBFFFFFF
#define S_008680_TCIU_BUSY(x) (((x) & 0x1) << 27)
#define G_008680_TCIU_BUSY(x) (((x) >> 27) & 0x1)
#define C_008680_TCIU_BUSY 0xF7FFFFFF
#define S_008680_ROQ_CE_RING_BUSY(x) (((x) & 0x1) << 28)
#define G_008680_ROQ_CE_RING_BUSY(x) (((x) >> 28) & 0x1)
#define C_008680_ROQ_CE_RING_BUSY 0xEFFFFFFF
#define S_008680_ROQ_CE_INDIRECT1_BUSY(x) (((x) & 0x1) << 29)
#define G_008680_ROQ_CE_INDIRECT1_BUSY(x) (((x) >> 29) & 0x1)
#define C_008680_ROQ_CE_INDIRECT1_BUSY 0xDFFFFFFF
#define S_008680_ROQ_CE_INDIRECT2_BUSY(x) (((x) & 0x1) << 30)
#define G_008680_ROQ_CE_INDIRECT2_BUSY(x) (((x) >> 30) & 0x1)
#define C_008680_ROQ_CE_INDIRECT2_BUSY 0xBFFFFFFF
#define S_008680_CP_BUSY(x) (((x) & 0x1) << 31)
#define G_008680_CP_BUSY(x) (((x) >> 31) & 0x1)
#define C_008680_CP_BUSY 0x7FFFFFFF
/* CIK */
#define R_030800_GRBM_GFX_INDEX 0x030800
#define S_030800_INSTANCE_INDEX(x) (((x) & 0xFF) << 0)
#define G_030800_INSTANCE_INDEX(x) (((x) >> 0) & 0xFF)
#define C_030800_INSTANCE_INDEX 0xFFFFFF00
#define S_030800_SH_INDEX(x) (((x) & 0xFF) << 8)
#define G_030800_SH_INDEX(x) (((x) >> 8) & 0xFF)
#define C_030800_SH_INDEX 0xFFFF00FF
#define S_030800_SE_INDEX(x) (((x) & 0xFF) << 16)
#define G_030800_SE_INDEX(x) (((x) >> 16) & 0xFF)
#define C_030800_SE_INDEX 0xFF00FFFF
#define S_030800_SH_BROADCAST_WRITES(x) (((x) & 0x1) << 29)
#define G_030800_SH_BROADCAST_WRITES(x) (((x) >> 29) & 0x1)
#define C_030800_SH_BROADCAST_WRITES 0xDFFFFFFF
#define S_030800_INSTANCE_BROADCAST_WRITES(x) (((x) & 0x1) << 30)
#define G_030800_INSTANCE_BROADCAST_WRITES(x) (((x) >> 30) & 0x1)
#define C_030800_INSTANCE_BROADCAST_WRITES 0xBFFFFFFF
#define S_030800_SE_BROADCAST_WRITES(x) (((x) & 0x1) << 31)
#define G_030800_SE_BROADCAST_WRITES(x) (((x) >> 31) & 0x1)
#define C_030800_SE_BROADCAST_WRITES 0x7FFFFFFF
#define R_030900_VGT_ESGS_RING_SIZE 0x030900
#define R_030904_VGT_GSVS_RING_SIZE 0x030904
#define R_030908_VGT_PRIMITIVE_TYPE 0x030908
#define S_030908_PRIM_TYPE(x) (((x) & 0x3F) << 0)
#define G_030908_PRIM_TYPE(x) (((x) >> 0) & 0x3F)
#define C_030908_PRIM_TYPE 0xFFFFFFC0
#define V_030908_DI_PT_NONE 0x00
#define V_030908_DI_PT_POINTLIST 0x01
#define V_030908_DI_PT_LINELIST 0x02
#define V_030908_DI_PT_LINESTRIP 0x03
#define V_030908_DI_PT_TRILIST 0x04
#define V_030908_DI_PT_TRIFAN 0x05
#define V_030908_DI_PT_TRISTRIP 0x06
#define V_030908_DI_PT_PATCH 0x09
#define V_030908_DI_PT_LINELIST_ADJ 0x0A
#define V_030908_DI_PT_LINESTRIP_ADJ 0x0B
#define V_030908_DI_PT_TRILIST_ADJ 0x0C
#define V_030908_DI_PT_TRISTRIP_ADJ 0x0D
#define V_030908_DI_PT_TRI_WITH_WFLAGS 0x10
#define V_030908_DI_PT_RECTLIST 0x11
#define V_030908_DI_PT_LINELOOP 0x12
#define V_030908_DI_PT_QUADLIST 0x13
#define V_030908_DI_PT_QUADSTRIP 0x14
#define V_030908_DI_PT_POLYGON 0x15
#define V_030908_DI_PT_2D_COPY_RECT_LIST_V0 0x16
#define V_030908_DI_PT_2D_COPY_RECT_LIST_V1 0x17
#define V_030908_DI_PT_2D_COPY_RECT_LIST_V2 0x18
#define V_030908_DI_PT_2D_COPY_RECT_LIST_V3 0x19
#define V_030908_DI_PT_2D_FILL_RECT_LIST 0x1A
#define V_030908_DI_PT_2D_LINE_STRIP 0x1B
#define V_030908_DI_PT_2D_TRI_STRIP 0x1C
#define R_03090C_VGT_INDEX_TYPE 0x03090C
#define S_03090C_INDEX_TYPE(x) (((x) & 0x03) << 0)
#define G_03090C_INDEX_TYPE(x) (((x) >> 0) & 0x03)
#define C_03090C_INDEX_TYPE 0xFFFFFFFC
#define V_03090C_DI_INDEX_SIZE_16_BIT 0x00
#define V_03090C_DI_INDEX_SIZE_32_BIT 0x01
#define R_030910_VGT_STRMOUT_BUFFER_FILLED_SIZE_0 0x030910
#define R_030914_VGT_STRMOUT_BUFFER_FILLED_SIZE_1 0x030914
#define R_030918_VGT_STRMOUT_BUFFER_FILLED_SIZE_2 0x030918
#define R_03091C_VGT_STRMOUT_BUFFER_FILLED_SIZE_3 0x03091C
#define R_030930_VGT_NUM_INDICES 0x030930
#define R_030934_VGT_NUM_INSTANCES 0x030934
#define R_030938_VGT_TF_RING_SIZE 0x030938
#define S_030938_SIZE(x) (((x) & 0xFFFF) << 0)
#define G_030938_SIZE(x) (((x) >> 0) & 0xFFFF)
#define C_030938_SIZE 0xFFFF0000
#define R_03093C_VGT_HS_OFFCHIP_PARAM 0x03093C
#define S_03093C_OFFCHIP_BUFFERING(x) (((x) & 0x1FF) << 0)
#define G_03093C_OFFCHIP_BUFFERING(x) (((x) >> 0) & 0x1FF)
#define C_03093C_OFFCHIP_BUFFERING 0xFFFFFE00
#define S_03093C_OFFCHIP_GRANULARITY(x) (((x) & 0x03) << 9)
#define G_03093C_OFFCHIP_GRANULARITY(x) (((x) >> 9) & 0x03)
#define C_03093C_OFFCHIP_GRANULARITY 0xFFFFF9FF
#define V_03093C_X_8K_DWORDS 0x00
#define V_03093C_X_4K_DWORDS 0x01
#define V_03093C_X_2K_DWORDS 0x02
#define V_03093C_X_1K_DWORDS 0x03
#define R_030940_VGT_TF_MEMORY_BASE 0x030940
#define R_030A00_PA_SU_LINE_STIPPLE_VALUE 0x030A00
#define S_030A00_LINE_STIPPLE_VALUE(x) (((x) & 0xFFFFFF) << 0)
#define G_030A00_LINE_STIPPLE_VALUE(x) (((x) >> 0) & 0xFFFFFF)
#define C_030A00_LINE_STIPPLE_VALUE 0xFF000000
#define R_030A04_PA_SC_LINE_STIPPLE_STATE 0x030A04
#define S_030A04_CURRENT_PTR(x) (((x) & 0x0F) << 0)
#define G_030A04_CURRENT_PTR(x) (((x) >> 0) & 0x0F)
#define C_030A04_CURRENT_PTR 0xFFFFFFF0
#define S_030A04_CURRENT_COUNT(x) (((x) & 0xFF) << 8)
#define G_030A04_CURRENT_COUNT(x) (((x) >> 8) & 0xFF)
#define C_030A04_CURRENT_COUNT 0xFFFF00FF
#define R_030A10_PA_SC_SCREEN_EXTENT_MIN_0 0x030A10
#define S_030A10_X(x) (((x) & 0xFFFF) << 0)
#define G_030A10_X(x) (((x) >> 0) & 0xFFFF)
#define C_030A10_X 0xFFFF0000
#define S_030A10_Y(x) (((x) & 0xFFFF) << 16)
#define G_030A10_Y(x) (((x) >> 16) & 0xFFFF)
#define C_030A10_Y 0x0000FFFF
#define R_030A14_PA_SC_SCREEN_EXTENT_MAX_0 0x030A14
#define S_030A14_X(x) (((x) & 0xFFFF) << 0)
#define G_030A14_X(x) (((x) >> 0) & 0xFFFF)
#define C_030A14_X 0xFFFF0000
#define S_030A14_Y(x) (((x) & 0xFFFF) << 16)
#define G_030A14_Y(x) (((x) >> 16) & 0xFFFF)
#define C_030A14_Y 0x0000FFFF
#define R_030A18_PA_SC_SCREEN_EXTENT_MIN_1 0x030A18
#define S_030A18_X(x) (((x) & 0xFFFF) << 0)
#define G_030A18_X(x) (((x) >> 0) & 0xFFFF)
#define C_030A18_X 0xFFFF0000
#define S_030A18_Y(x) (((x) & 0xFFFF) << 16)
#define G_030A18_Y(x) (((x) >> 16) & 0xFFFF)
#define C_030A18_Y 0x0000FFFF
#define R_030A2C_PA_SC_SCREEN_EXTENT_MAX_1 0x030A2C
#define S_030A2C_X(x) (((x) & 0xFFFF) << 0)
#define G_030A2C_X(x) (((x) >> 0) & 0xFFFF)
#define C_030A2C_X 0xFFFF0000
#define S_030A2C_Y(x) (((x) & 0xFFFF) << 16)
#define G_030A2C_Y(x) (((x) >> 16) & 0xFFFF)
#define C_030A2C_Y 0x0000FFFF
/* */
#define R_008BF0_PA_SC_ENHANCE 0x008BF0
#define S_008BF0_ENABLE_PA_SC_OUT_OF_ORDER(x) (((x) & 0x1) << 0)
#define G_008BF0_ENABLE_PA_SC_OUT_OF_ORDER(x) (((x) >> 0) & 0x1)
#define C_008BF0_ENABLE_PA_SC_OUT_OF_ORDER 0xFFFFFFFE
#define S_008BF0_DISABLE_SC_DB_TILE_FIX(x) (((x) & 0x1) << 1)
#define G_008BF0_DISABLE_SC_DB_TILE_FIX(x) (((x) >> 1) & 0x1)
#define C_008BF0_DISABLE_SC_DB_TILE_FIX 0xFFFFFFFD
#define S_008BF0_DISABLE_AA_MASK_FULL_FIX(x) (((x) & 0x1) << 2)
#define G_008BF0_DISABLE_AA_MASK_FULL_FIX(x) (((x) >> 2) & 0x1)
#define C_008BF0_DISABLE_AA_MASK_FULL_FIX 0xFFFFFFFB
#define S_008BF0_ENABLE_1XMSAA_SAMPLE_LOCATIONS(x) (((x) & 0x1) << 3)
#define G_008BF0_ENABLE_1XMSAA_SAMPLE_LOCATIONS(x) (((x) >> 3) & 0x1)
#define C_008BF0_ENABLE_1XMSAA_SAMPLE_LOCATIONS 0xFFFFFFF7
#define S_008BF0_ENABLE_1XMSAA_SAMPLE_LOC_CENTROID(x) (((x) & 0x1) << 4)
#define G_008BF0_ENABLE_1XMSAA_SAMPLE_LOC_CENTROID(x) (((x) >> 4) & 0x1)
#define C_008BF0_ENABLE_1XMSAA_SAMPLE_LOC_CENTROID 0xFFFFFFEF
#define S_008BF0_DISABLE_SCISSOR_FIX(x) (((x) & 0x1) << 5)
#define G_008BF0_DISABLE_SCISSOR_FIX(x) (((x) >> 5) & 0x1)
#define C_008BF0_DISABLE_SCISSOR_FIX 0xFFFFFFDF
#define S_008BF0_DISABLE_PW_BUBBLE_COLLAPSE(x) (((x) & 0x03) << 6)
#define G_008BF0_DISABLE_PW_BUBBLE_COLLAPSE(x) (((x) >> 6) & 0x03)
#define C_008BF0_DISABLE_PW_BUBBLE_COLLAPSE 0xFFFFFF3F
#define S_008BF0_SEND_UNLIT_STILES_TO_PACKER(x) (((x) & 0x1) << 8)
#define G_008BF0_SEND_UNLIT_STILES_TO_PACKER(x) (((x) >> 8) & 0x1)
#define C_008BF0_SEND_UNLIT_STILES_TO_PACKER 0xFFFFFEFF
#define S_008BF0_DISABLE_DUALGRAD_PERF_OPTIMIZATION(x) (((x) & 0x1) << 9)
#define G_008BF0_DISABLE_DUALGRAD_PERF_OPTIMIZATION(x) (((x) >> 9) & 0x1)
#define C_008BF0_DISABLE_DUALGRAD_PERF_OPTIMIZATION 0xFFFFFDFF
#define R_008C08_SQC_CACHES 0x008C08
#define S_008C08_INST_INVALIDATE(x) (((x) & 0x1) << 0)
#define G_008C08_INST_INVALIDATE(x) (((x) >> 0) & 0x1)
#define C_008C08_INST_INVALIDATE 0xFFFFFFFE
#define S_008C08_DATA_INVALIDATE(x) (((x) & 0x1) << 1)
#define G_008C08_DATA_INVALIDATE(x) (((x) >> 1) & 0x1)
#define C_008C08_DATA_INVALIDATE 0xFFFFFFFD
/* CIK */
#define R_030D20_SQC_CACHES 0x030D20
#define S_030D20_INST_INVALIDATE(x) (((x) & 0x1) << 0)
#define G_030D20_INST_INVALIDATE(x) (((x) >> 0) & 0x1)
#define C_030D20_INST_INVALIDATE 0xFFFFFFFE
#define S_030D20_DATA_INVALIDATE(x) (((x) & 0x1) << 1)
#define G_030D20_DATA_INVALIDATE(x) (((x) >> 1) & 0x1)
#define C_030D20_DATA_INVALIDATE 0xFFFFFFFD
#define S_030D20_INVALIDATE_VOLATILE(x) (((x) & 0x1) << 2)
#define G_030D20_INVALIDATE_VOLATILE(x) (((x) >> 2) & 0x1)
#define C_030D20_INVALIDATE_VOLATILE 0xFFFFFFFB
/* */
#define R_008C0C_SQ_RANDOM_WAVE_PRI 0x008C0C
#define S_008C0C_RET(x) (((x) & 0x7F) << 0)
#define G_008C0C_RET(x) (((x) >> 0) & 0x7F)
#define C_008C0C_RET 0xFFFFFF80
#define S_008C0C_RUI(x) (((x) & 0x07) << 7)
#define G_008C0C_RUI(x) (((x) >> 7) & 0x07)
#define C_008C0C_RUI 0xFFFFFC7F
#define S_008C0C_RNG(x) (((x) & 0x7FF) << 10)
#define G_008C0C_RNG(x) (((x) >> 10) & 0x7FF)
#define C_008C0C_RNG 0xFFE003FF
#if 0
/* CIK */
#define R_008DFC_SQ_FLAT_1 0x008DFC
#define S_008DFC_ADDR(x) (((x) & 0xFF) << 0)
#define G_008DFC_ADDR(x) (((x) >> 0) & 0xFF)
#define C_008DFC_ADDR 0xFFFFFF00
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_DATA(x) (((x) & 0xFF) << 8)
#define G_008DFC_DATA(x) (((x) >> 8) & 0xFF)
#define C_008DFC_DATA 0xFFFF00FF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_TFE(x) (((x) & 0x1) << 23)
#define G_008DFC_TFE(x) (((x) >> 23) & 0x1)
#define C_008DFC_TFE 0xFF7FFFFF
#define S_008DFC_VDST(x) (((x) & 0xFF) << 24)
#define G_008DFC_VDST(x) (((x) >> 24) & 0xFF)
#define C_008DFC_VDST 0x00FFFFFF
#define V_008DFC_SQ_VGPR 0x00
/* */
#define R_008DFC_SQ_INST 0x008DFC
#define R_030D20_SQC_CACHES 0x030D20
#define S_030D20_TARGET_INST(x) (((x) & 0x1) << 0)
#define G_030D20_TARGET_INST(x) (((x) >> 0) & 0x1)
#define C_030D20_TARGET_INST 0xFFFFFFFE
#define S_030D20_TARGET_DATA(x) (((x) & 0x1) << 1)
#define G_030D20_TARGET_DATA(x) (((x) >> 1) & 0x1)
#define C_030D20_TARGET_DATA 0xFFFFFFFD
#define S_030D20_INVALIDATE(x) (((x) & 0x1) << 2)
#define G_030D20_INVALIDATE(x) (((x) >> 2) & 0x1)
#define C_030D20_INVALIDATE 0xFFFFFFFB
#define S_030D20_WRITEBACK(x) (((x) & 0x1) << 3)
#define G_030D20_WRITEBACK(x) (((x) >> 3) & 0x1)
#define C_030D20_WRITEBACK 0xFFFFFFF7
#define S_030D20_VOL(x) (((x) & 0x1) << 4)
#define G_030D20_VOL(x) (((x) >> 4) & 0x1)
#define C_030D20_VOL 0xFFFFFFEF
#define S_030D20_COMPLETE(x) (((x) & 0x1) << 16)
#define G_030D20_COMPLETE(x) (((x) >> 16) & 0x1)
#define C_030D20_COMPLETE 0xFFFEFFFF
#define R_030D24_SQC_WRITEBACK 0x030D24
#define S_030D24_DWB(x) (((x) & 0x1) << 0)
#define G_030D24_DWB(x) (((x) >> 0) & 0x1)
#define C_030D24_DWB 0xFFFFFFFE
#define S_030D24_DIRTY(x) (((x) & 0x1) << 1)
#define G_030D24_DIRTY(x) (((x) >> 1) & 0x1)
#define C_030D24_DIRTY 0xFFFFFFFD
#define R_008DFC_SQ_VOP1 0x008DFC
#define S_008DFC_SRC0(x) (((x) & 0x1FF) << 0)
#define G_008DFC_SRC0(x) (((x) >> 0) & 0x1FF)
#define C_008DFC_SRC0 0xFFFFFE00
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define V_008DFC_SQ_SRC_VGPR 0x100
#define S_008DFC_OP(x) (((x) & 0xFF) << 9)
#define G_008DFC_OP(x) (((x) >> 9) & 0xFF)
#define C_008DFC_OP 0xFFFE01FF
#define V_008DFC_SQ_V_NOP 0x00
#define V_008DFC_SQ_V_MOV_B32 0x01
#define V_008DFC_SQ_V_READFIRSTLANE_B32 0x02
#define V_008DFC_SQ_V_CVT_I32_F64 0x03
#define V_008DFC_SQ_V_CVT_F64_I32 0x04
#define V_008DFC_SQ_V_CVT_F32_I32 0x05
#define V_008DFC_SQ_V_CVT_F32_U32 0x06
#define V_008DFC_SQ_V_CVT_U32_F32 0x07
#define V_008DFC_SQ_V_CVT_I32_F32 0x08
#define V_008DFC_SQ_V_MOV_FED_B32 0x09
#define V_008DFC_SQ_V_CVT_F16_F32 0x0A
#define V_008DFC_SQ_V_CVT_F32_F16 0x0B
#define V_008DFC_SQ_V_CVT_RPI_I32_F32 0x0C
#define V_008DFC_SQ_V_CVT_FLR_I32_F32 0x0D
#define V_008DFC_SQ_V_CVT_OFF_F32_I4 0x0E
#define V_008DFC_SQ_V_CVT_F32_F64 0x0F
#define V_008DFC_SQ_V_CVT_F64_F32 0x10
#define V_008DFC_SQ_V_CVT_F32_UBYTE0 0x11
#define V_008DFC_SQ_V_CVT_F32_UBYTE1 0x12
#define V_008DFC_SQ_V_CVT_F32_UBYTE2 0x13
#define V_008DFC_SQ_V_CVT_F32_UBYTE3 0x14
#define V_008DFC_SQ_V_CVT_U32_F64 0x15
#define V_008DFC_SQ_V_CVT_F64_U32 0x16
/* CIK */
#define V_008DFC_SQ_V_TRUNC_F64 0x17
#define V_008DFC_SQ_V_CEIL_F64 0x18
#define V_008DFC_SQ_V_RNDNE_F64 0x19
#define V_008DFC_SQ_V_FLOOR_F64 0x1A
/* */
#define V_008DFC_SQ_V_FRACT_F32 0x20
#define V_008DFC_SQ_V_TRUNC_F32 0x21
#define V_008DFC_SQ_V_CEIL_F32 0x22
#define V_008DFC_SQ_V_RNDNE_F32 0x23
#define V_008DFC_SQ_V_FLOOR_F32 0x24
#define V_008DFC_SQ_V_EXP_F32 0x25
#define V_008DFC_SQ_V_LOG_CLAMP_F32 0x26
#define V_008DFC_SQ_V_LOG_F32 0x27
#define V_008DFC_SQ_V_RCP_CLAMP_F32 0x28
#define V_008DFC_SQ_V_RCP_LEGACY_F32 0x29
#define V_008DFC_SQ_V_RCP_F32 0x2A
#define V_008DFC_SQ_V_RCP_IFLAG_F32 0x2B
#define V_008DFC_SQ_V_RSQ_CLAMP_F32 0x2C
#define V_008DFC_SQ_V_RSQ_LEGACY_F32 0x2D
#define V_008DFC_SQ_V_RSQ_F32 0x2E
#define V_008DFC_SQ_V_RCP_F64 0x2F
#define V_008DFC_SQ_V_RCP_CLAMP_F64 0x30
#define V_008DFC_SQ_V_RSQ_F64 0x31
#define V_008DFC_SQ_V_RSQ_CLAMP_F64 0x32
#define V_008DFC_SQ_V_SQRT_F32 0x33
#define V_008DFC_SQ_V_SQRT_F64 0x34
#define V_008DFC_SQ_V_SIN_F32 0x35
#define V_008DFC_SQ_V_COS_F32 0x36
#define V_008DFC_SQ_V_NOT_B32 0x37
#define V_008DFC_SQ_V_BFREV_B32 0x38
#define V_008DFC_SQ_V_FFBH_U32 0x39
#define V_008DFC_SQ_V_FFBL_B32 0x3A
#define V_008DFC_SQ_V_FFBH_I32 0x3B
#define V_008DFC_SQ_V_FREXP_EXP_I32_F64 0x3C
#define V_008DFC_SQ_V_FREXP_MANT_F64 0x3D
#define V_008DFC_SQ_V_FRACT_F64 0x3E
#define V_008DFC_SQ_V_FREXP_EXP_I32_F32 0x3F
#define V_008DFC_SQ_V_FREXP_MANT_F32 0x40
#define V_008DFC_SQ_V_CLREXCP 0x41
#define V_008DFC_SQ_V_MOVRELD_B32 0x42
#define V_008DFC_SQ_V_MOVRELS_B32 0x43
#define V_008DFC_SQ_V_MOVRELSD_B32 0x44
/* CIK */
#define V_008DFC_SQ_V_LOG_LEGACY_F32 0x45
#define V_008DFC_SQ_V_EXP_LEGACY_F32 0x46
/* */
#define S_008DFC_VDST(x) (((x) & 0xFF) << 17)
#define G_008DFC_VDST(x) (((x) >> 17) & 0xFF)
#define C_008DFC_VDST 0xFE01FFFF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_ENCODING(x) (((x) & 0x7F) << 25)
#define G_008DFC_ENCODING(x) (((x) >> 25) & 0x7F)
#define C_008DFC_ENCODING 0x01FFFFFF
#define V_008DFC_SQ_ENC_VOP1_FIELD 0x3F
#define R_008DFC_SQ_MIMG_1 0x008DFC
#define S_008DFC_VADDR(x) (((x) & 0xFF) << 0)
#define G_008DFC_VADDR(x) (((x) >> 0) & 0xFF)
#define C_008DFC_VADDR 0xFFFFFF00
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_VDATA(x) (((x) & 0xFF) << 8)
#define G_008DFC_VDATA(x) (((x) >> 8) & 0xFF)
#define C_008DFC_VDATA 0xFFFF00FF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_SRSRC(x) (((x) & 0x1F) << 16)
#define G_008DFC_SRSRC(x) (((x) >> 16) & 0x1F)
#define C_008DFC_SRSRC 0xFFE0FFFF
#define S_008DFC_SSAMP(x) (((x) & 0x1F) << 21)
#define G_008DFC_SSAMP(x) (((x) >> 21) & 0x1F)
#define C_008DFC_SSAMP 0xFC1FFFFF
#define R_008DFC_SQ_VOP3_1 0x008DFC
#define S_008DFC_SRC0(x) (((x) & 0x1FF) << 0)
#define G_008DFC_SRC0(x) (((x) >> 0) & 0x1FF)
#define C_008DFC_SRC0 0xFFFFFE00
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define V_008DFC_SQ_SRC_VGPR 0x100
#define S_008DFC_SRC1(x) (((x) & 0x1FF) << 9)
#define G_008DFC_SRC1(x) (((x) >> 9) & 0x1FF)
#define C_008DFC_SRC1 0xFFFC01FF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define V_008DFC_SQ_SRC_VGPR 0x100
#define S_008DFC_SRC2(x) (((x) & 0x1FF) << 18)
#define G_008DFC_SRC2(x) (((x) >> 18) & 0x1FF)
#define C_008DFC_SRC2 0xF803FFFF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define V_008DFC_SQ_SRC_VGPR 0x100
#define S_008DFC_OMOD(x) (((x) & 0x03) << 27)
#define G_008DFC_OMOD(x) (((x) >> 27) & 0x03)
#define C_008DFC_OMOD 0xE7FFFFFF
#define V_008DFC_SQ_OMOD_OFF 0x00
#define V_008DFC_SQ_OMOD_M2 0x01
#define V_008DFC_SQ_OMOD_M4 0x02
#define V_008DFC_SQ_OMOD_D2 0x03
#define S_008DFC_NEG(x) (((x) & 0x07) << 29)
#define G_008DFC_NEG(x) (((x) >> 29) & 0x07)
#define C_008DFC_NEG 0x1FFFFFFF
#define R_008DFC_SQ_MUBUF_1 0x008DFC
#define S_008DFC_VADDR(x) (((x) & 0xFF) << 0)
#define G_008DFC_VADDR(x) (((x) >> 0) & 0xFF)
#define C_008DFC_VADDR 0xFFFFFF00
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_VDATA(x) (((x) & 0xFF) << 8)
#define G_008DFC_VDATA(x) (((x) >> 8) & 0xFF)
#define C_008DFC_VDATA 0xFFFF00FF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_SRSRC(x) (((x) & 0x1F) << 16)
#define G_008DFC_SRSRC(x) (((x) >> 16) & 0x1F)
#define C_008DFC_SRSRC 0xFFE0FFFF
#define S_008DFC_SLC(x) (((x) & 0x1) << 22)
#define G_008DFC_SLC(x) (((x) >> 22) & 0x1)
#define C_008DFC_SLC 0xFFBFFFFF
#define S_008DFC_TFE(x) (((x) & 0x1) << 23)
#define G_008DFC_TFE(x) (((x) >> 23) & 0x1)
#define C_008DFC_TFE 0xFF7FFFFF
#define S_008DFC_SOFFSET(x) (((x) & 0xFF) << 24)
#define G_008DFC_SOFFSET(x) (((x) >> 24) & 0xFF)
#define C_008DFC_SOFFSET 0x00FFFFFF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define R_008DFC_SQ_DS_0 0x008DFC
#define S_008DFC_OFFSET0(x) (((x) & 0xFF) << 0)
#define G_008DFC_OFFSET0(x) (((x) >> 0) & 0xFF)
#define C_008DFC_OFFSET0 0xFFFFFF00
#define S_008DFC_OFFSET1(x) (((x) & 0xFF) << 8)
#define G_008DFC_OFFSET1(x) (((x) >> 8) & 0xFF)
#define C_008DFC_OFFSET1 0xFFFF00FF
#define S_008DFC_GDS(x) (((x) & 0x1) << 17)
#define G_008DFC_GDS(x) (((x) >> 17) & 0x1)
#define C_008DFC_GDS 0xFFFDFFFF
#define S_008DFC_OP(x) (((x) & 0xFF) << 18)
#define G_008DFC_OP(x) (((x) >> 18) & 0xFF)
#define C_008DFC_OP 0xFC03FFFF
#define V_008DFC_SQ_DS_ADD_U32 0x00
#define V_008DFC_SQ_DS_SUB_U32 0x01
#define V_008DFC_SQ_DS_RSUB_U32 0x02
#define V_008DFC_SQ_DS_INC_U32 0x03
#define V_008DFC_SQ_DS_DEC_U32 0x04
#define V_008DFC_SQ_DS_MIN_I32 0x05
#define V_008DFC_SQ_DS_MAX_I32 0x06
#define V_008DFC_SQ_DS_MIN_U32 0x07
#define V_008DFC_SQ_DS_MAX_U32 0x08
#define V_008DFC_SQ_DS_AND_B32 0x09
#define V_008DFC_SQ_DS_OR_B32 0x0A
#define V_008DFC_SQ_DS_XOR_B32 0x0B
#define V_008DFC_SQ_DS_MSKOR_B32 0x0C
#define V_008DFC_SQ_DS_WRITE_B32 0x0D
#define V_008DFC_SQ_DS_WRITE2_B32 0x0E
#define V_008DFC_SQ_DS_WRITE2ST64_B32 0x0F
#define V_008DFC_SQ_DS_CMPST_B32 0x10
#define V_008DFC_SQ_DS_CMPST_F32 0x11
#define V_008DFC_SQ_DS_MIN_F32 0x12
#define V_008DFC_SQ_DS_MAX_F32 0x13
/* CIK */
#define V_008DFC_SQ_DS_NOP 0x14
/* */
#define V_008DFC_SQ_DS_GWS_INIT 0x19
#define V_008DFC_SQ_DS_GWS_SEMA_V 0x1A
#define V_008DFC_SQ_DS_GWS_SEMA_BR 0x1B
#define V_008DFC_SQ_DS_GWS_SEMA_P 0x1C
#define V_008DFC_SQ_DS_GWS_BARRIER 0x1D
#define V_008DFC_SQ_DS_WRITE_B8 0x1E
#define V_008DFC_SQ_DS_WRITE_B16 0x1F
#define V_008DFC_SQ_DS_ADD_RTN_U32 0x20
#define V_008DFC_SQ_DS_SUB_RTN_U32 0x21
#define V_008DFC_SQ_DS_RSUB_RTN_U32 0x22
#define V_008DFC_SQ_DS_INC_RTN_U32 0x23
#define V_008DFC_SQ_DS_DEC_RTN_U32 0x24
#define V_008DFC_SQ_DS_MIN_RTN_I32 0x25
#define V_008DFC_SQ_DS_MAX_RTN_I32 0x26
#define V_008DFC_SQ_DS_MIN_RTN_U32 0x27
#define V_008DFC_SQ_DS_MAX_RTN_U32 0x28
#define V_008DFC_SQ_DS_AND_RTN_B32 0x29
#define V_008DFC_SQ_DS_OR_RTN_B32 0x2A
#define V_008DFC_SQ_DS_XOR_RTN_B32 0x2B
#define V_008DFC_SQ_DS_MSKOR_RTN_B32 0x2C
#define V_008DFC_SQ_DS_WRXCHG_RTN_B32 0x2D
#define V_008DFC_SQ_DS_WRXCHG2_RTN_B32 0x2E
#define V_008DFC_SQ_DS_WRXCHG2ST64_RTN_B32 0x2F
#define V_008DFC_SQ_DS_CMPST_RTN_B32 0x30
#define V_008DFC_SQ_DS_CMPST_RTN_F32 0x31
#define V_008DFC_SQ_DS_MIN_RTN_F32 0x32
#define V_008DFC_SQ_DS_MAX_RTN_F32 0x33
#define V_008DFC_SQ_DS_SWIZZLE_B32 0x35
#define V_008DFC_SQ_DS_READ_B32 0x36
#define V_008DFC_SQ_DS_READ2_B32 0x37
#define V_008DFC_SQ_DS_READ2ST64_B32 0x38
#define V_008DFC_SQ_DS_READ_I8 0x39
#define V_008DFC_SQ_DS_READ_U8 0x3A
#define V_008DFC_SQ_DS_READ_I16 0x3B
#define V_008DFC_SQ_DS_READ_U16 0x3C
#define V_008DFC_SQ_DS_CONSUME 0x3D
#define V_008DFC_SQ_DS_APPEND 0x3E
#define V_008DFC_SQ_DS_ORDERED_COUNT 0x3F
#define V_008DFC_SQ_DS_ADD_U64 0x40
#define V_008DFC_SQ_DS_SUB_U64 0x41
#define V_008DFC_SQ_DS_RSUB_U64 0x42
#define V_008DFC_SQ_DS_INC_U64 0x43
#define V_008DFC_SQ_DS_DEC_U64 0x44
#define V_008DFC_SQ_DS_MIN_I64 0x45
#define V_008DFC_SQ_DS_MAX_I64 0x46
#define V_008DFC_SQ_DS_MIN_U64 0x47
#define V_008DFC_SQ_DS_MAX_U64 0x48
#define V_008DFC_SQ_DS_AND_B64 0x49
#define V_008DFC_SQ_DS_OR_B64 0x4A
#define V_008DFC_SQ_DS_XOR_B64 0x4B
#define V_008DFC_SQ_DS_MSKOR_B64 0x4C
#define V_008DFC_SQ_DS_WRITE_B64 0x4D
#define V_008DFC_SQ_DS_WRITE2_B64 0x4E
#define V_008DFC_SQ_DS_WRITE2ST64_B64 0x4F
#define V_008DFC_SQ_DS_CMPST_B64 0x50
#define V_008DFC_SQ_DS_CMPST_F64 0x51
#define V_008DFC_SQ_DS_MIN_F64 0x52
#define V_008DFC_SQ_DS_MAX_F64 0x53
#define V_008DFC_SQ_DS_ADD_RTN_U64 0x60
#define V_008DFC_SQ_DS_SUB_RTN_U64 0x61
#define V_008DFC_SQ_DS_RSUB_RTN_U64 0x62
#define V_008DFC_SQ_DS_INC_RTN_U64 0x63
#define V_008DFC_SQ_DS_DEC_RTN_U64 0x64
#define V_008DFC_SQ_DS_MIN_RTN_I64 0x65
#define V_008DFC_SQ_DS_MAX_RTN_I64 0x66
#define V_008DFC_SQ_DS_MIN_RTN_U64 0x67
#define V_008DFC_SQ_DS_MAX_RTN_U64 0x68
#define V_008DFC_SQ_DS_AND_RTN_B64 0x69
#define V_008DFC_SQ_DS_OR_RTN_B64 0x6A
#define V_008DFC_SQ_DS_XOR_RTN_B64 0x6B
#define V_008DFC_SQ_DS_MSKOR_RTN_B64 0x6C
#define V_008DFC_SQ_DS_WRXCHG_RTN_B64 0x6D
#define V_008DFC_SQ_DS_WRXCHG2_RTN_B64 0x6E
#define V_008DFC_SQ_DS_WRXCHG2ST64_RTN_B64 0x6F
#define V_008DFC_SQ_DS_CMPST_RTN_B64 0x70
#define V_008DFC_SQ_DS_CMPST_RTN_F64 0x71
#define V_008DFC_SQ_DS_MIN_RTN_F64 0x72
#define V_008DFC_SQ_DS_MAX_RTN_F64 0x73
#define V_008DFC_SQ_DS_READ_B64 0x76
#define V_008DFC_SQ_DS_READ2_B64 0x77
#define V_008DFC_SQ_DS_READ2ST64_B64 0x78
/* CIK */
#define V_008DFC_SQ_DS_CONDXCHG32_RTN_B64 0x7E
/* */
#define V_008DFC_SQ_DS_ADD_SRC2_U32 0x80
#define V_008DFC_SQ_DS_SUB_SRC2_U32 0x81
#define V_008DFC_SQ_DS_RSUB_SRC2_U32 0x82
#define V_008DFC_SQ_DS_INC_SRC2_U32 0x83
#define V_008DFC_SQ_DS_DEC_SRC2_U32 0x84
#define V_008DFC_SQ_DS_MIN_SRC2_I32 0x85
#define V_008DFC_SQ_DS_MAX_SRC2_I32 0x86
#define V_008DFC_SQ_DS_MIN_SRC2_U32 0x87
#define V_008DFC_SQ_DS_MAX_SRC2_U32 0x88
#define V_008DFC_SQ_DS_AND_SRC2_B32 0x89
#define V_008DFC_SQ_DS_OR_SRC2_B32 0x8A
#define V_008DFC_SQ_DS_XOR_SRC2_B32 0x8B
#define V_008DFC_SQ_DS_WRITE_SRC2_B32 0x8D
#define V_008DFC_SQ_DS_MIN_SRC2_F32 0x92
#define V_008DFC_SQ_DS_MAX_SRC2_F32 0x93
#define V_008DFC_SQ_DS_ADD_SRC2_U64 0xC0
#define V_008DFC_SQ_DS_SUB_SRC2_U64 0xC1
#define V_008DFC_SQ_DS_RSUB_SRC2_U64 0xC2
#define V_008DFC_SQ_DS_INC_SRC2_U64 0xC3
#define V_008DFC_SQ_DS_DEC_SRC2_U64 0xC4
#define V_008DFC_SQ_DS_MIN_SRC2_I64 0xC5
#define V_008DFC_SQ_DS_MAX_SRC2_I64 0xC6
#define V_008DFC_SQ_DS_MIN_SRC2_U64 0xC7
#define V_008DFC_SQ_DS_MAX_SRC2_U64 0xC8
#define V_008DFC_SQ_DS_AND_SRC2_B64 0xC9
#define V_008DFC_SQ_DS_OR_SRC2_B64 0xCA
#define V_008DFC_SQ_DS_XOR_SRC2_B64 0xCB
#define V_008DFC_SQ_DS_WRITE_SRC2_B64 0xCD
#define V_008DFC_SQ_DS_MIN_SRC2_F64 0xD2
#define V_008DFC_SQ_DS_MAX_SRC2_F64 0xD3
/* CIK */
#define V_008DFC_SQ_DS_WRITE_B96 0xDE
#define V_008DFC_SQ_DS_WRITE_B128 0xDF
#define V_008DFC_SQ_DS_CONDXCHG32_RTN_B128 0xFD
#define V_008DFC_SQ_DS_READ_B96 0xFE
#define V_008DFC_SQ_DS_READ_B128 0xFF
/* */
#define S_008DFC_ENCODING(x) (((x) & 0x3F) << 26)
#define G_008DFC_ENCODING(x) (((x) >> 26) & 0x3F)
#define C_008DFC_ENCODING 0x03FFFFFF
#define V_008DFC_SQ_ENC_DS_FIELD 0x36
#define R_008DFC_SQ_SOPC 0x008DFC
#define S_008DFC_SSRC0(x) (((x) & 0xFF) << 0)
#define G_008DFC_SSRC0(x) (((x) >> 0) & 0xFF)
#define C_008DFC_SSRC0 0xFFFFFF00
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define S_008DFC_SSRC1(x) (((x) & 0xFF) << 8)
#define G_008DFC_SSRC1(x) (((x) >> 8) & 0xFF)
#define C_008DFC_SSRC1 0xFFFF00FF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define S_008DFC_OP(x) (((x) & 0x7F) << 16)
#define G_008DFC_OP(x) (((x) >> 16) & 0x7F)
#define C_008DFC_OP 0xFF80FFFF
#define V_008DFC_SQ_S_CMP_EQ_I32 0x00
#define V_008DFC_SQ_S_CMP_LG_I32 0x01
#define V_008DFC_SQ_S_CMP_GT_I32 0x02
#define V_008DFC_SQ_S_CMP_GE_I32 0x03
#define V_008DFC_SQ_S_CMP_LT_I32 0x04
#define V_008DFC_SQ_S_CMP_LE_I32 0x05
#define V_008DFC_SQ_S_CMP_EQ_U32 0x06
#define V_008DFC_SQ_S_CMP_LG_U32 0x07
#define V_008DFC_SQ_S_CMP_GT_U32 0x08
#define V_008DFC_SQ_S_CMP_GE_U32 0x09
#define V_008DFC_SQ_S_CMP_LT_U32 0x0A
#define V_008DFC_SQ_S_CMP_LE_U32 0x0B
#define V_008DFC_SQ_S_BITCMP0_B32 0x0C
#define V_008DFC_SQ_S_BITCMP1_B32 0x0D
#define V_008DFC_SQ_S_BITCMP0_B64 0x0E
#define V_008DFC_SQ_S_BITCMP1_B64 0x0F
#define V_008DFC_SQ_S_SETVSKIP 0x10
#define S_008DFC_ENCODING(x) (((x) & 0x1FF) << 23)
#define G_008DFC_ENCODING(x) (((x) >> 23) & 0x1FF)
#define C_008DFC_ENCODING 0x007FFFFF
#define V_008DFC_SQ_ENC_SOPC_FIELD 0x17E
#endif
#define R_008DFC_SQ_EXP_0 0x008DFC
#define S_008DFC_EN(x) (((x) & 0x0F) << 0)
#define G_008DFC_EN(x) (((x) >> 0) & 0x0F)
#define C_008DFC_EN 0xFFFFFFF0
#define S_008DFC_TGT(x) (((x) & 0x3F) << 4)
#define G_008DFC_TGT(x) (((x) >> 4) & 0x3F)
#define C_008DFC_TGT 0xFFFFFC0F
#define V_008DFC_SQ_EXP_MRT 0x00
#define V_008DFC_SQ_EXP_MRTZ 0x08
#define V_008DFC_SQ_EXP_NULL 0x09
#define V_008DFC_SQ_EXP_POS 0x0C
#define V_008DFC_SQ_EXP_PARAM 0x20
#define S_008DFC_COMPR(x) (((x) & 0x1) << 10)
#define G_008DFC_COMPR(x) (((x) >> 10) & 0x1)
#define C_008DFC_COMPR 0xFFFFFBFF
#define S_008DFC_DONE(x) (((x) & 0x1) << 11)
#define G_008DFC_DONE(x) (((x) >> 11) & 0x1)
#define C_008DFC_DONE 0xFFFFF7FF
#define S_008DFC_VM(x) (((x) & 0x1) << 12)
#define G_008DFC_VM(x) (((x) >> 12) & 0x1)
#define C_008DFC_VM 0xFFFFEFFF
#define S_008DFC_ENCODING(x) (((x) & 0x3F) << 26)
#define G_008DFC_ENCODING(x) (((x) >> 26) & 0x3F)
#define C_008DFC_ENCODING 0x03FFFFFF
#define V_008DFC_SQ_ENC_EXP_FIELD 0x3E
#if 0
#define R_008DFC_SQ_MIMG_0 0x008DFC
#define S_008DFC_DMASK(x) (((x) & 0x0F) << 8)
#define G_008DFC_DMASK(x) (((x) >> 8) & 0x0F)
#define C_008DFC_DMASK 0xFFFFF0FF
#define S_008DFC_UNORM(x) (((x) & 0x1) << 12)
#define G_008DFC_UNORM(x) (((x) >> 12) & 0x1)
#define C_008DFC_UNORM 0xFFFFEFFF
#define S_008DFC_GLC(x) (((x) & 0x1) << 13)
#define G_008DFC_GLC(x) (((x) >> 13) & 0x1)
#define C_008DFC_GLC 0xFFFFDFFF
#define S_008DFC_DA(x) (((x) & 0x1) << 14)
#define G_008DFC_DA(x) (((x) >> 14) & 0x1)
#define C_008DFC_DA 0xFFFFBFFF
#define S_008DFC_R128(x) (((x) & 0x1) << 15)
#define G_008DFC_R128(x) (((x) >> 15) & 0x1)
#define C_008DFC_R128 0xFFFF7FFF
#define S_008DFC_TFE(x) (((x) & 0x1) << 16)
#define G_008DFC_TFE(x) (((x) >> 16) & 0x1)
#define C_008DFC_TFE 0xFFFEFFFF
#define S_008DFC_LWE(x) (((x) & 0x1) << 17)
#define G_008DFC_LWE(x) (((x) >> 17) & 0x1)
#define C_008DFC_LWE 0xFFFDFFFF
#define S_008DFC_OP(x) (((x) & 0x7F) << 18)
#define G_008DFC_OP(x) (((x) >> 18) & 0x7F)
#define C_008DFC_OP 0xFE03FFFF
#define V_008DFC_SQ_IMAGE_LOAD 0x00
#define V_008DFC_SQ_IMAGE_LOAD_MIP 0x01
#define V_008DFC_SQ_IMAGE_LOAD_PCK 0x02
#define V_008DFC_SQ_IMAGE_LOAD_PCK_SGN 0x03
#define V_008DFC_SQ_IMAGE_LOAD_MIP_PCK 0x04
#define V_008DFC_SQ_IMAGE_LOAD_MIP_PCK_SGN 0x05
#define V_008DFC_SQ_IMAGE_STORE 0x08
#define V_008DFC_SQ_IMAGE_STORE_MIP 0x09
#define V_008DFC_SQ_IMAGE_STORE_PCK 0x0A
#define V_008DFC_SQ_IMAGE_STORE_MIP_PCK 0x0B
#define V_008DFC_SQ_IMAGE_GET_RESINFO 0x0E
#define V_008DFC_SQ_IMAGE_ATOMIC_SWAP 0x0F
#define V_008DFC_SQ_IMAGE_ATOMIC_CMPSWAP 0x10
#define V_008DFC_SQ_IMAGE_ATOMIC_ADD 0x11
#define V_008DFC_SQ_IMAGE_ATOMIC_SUB 0x12
#define V_008DFC_SQ_IMAGE_ATOMIC_RSUB 0x13 /* not on CIK */
#define V_008DFC_SQ_IMAGE_ATOMIC_SMIN 0x14
#define V_008DFC_SQ_IMAGE_ATOMIC_UMIN 0x15
#define V_008DFC_SQ_IMAGE_ATOMIC_SMAX 0x16
#define V_008DFC_SQ_IMAGE_ATOMIC_UMAX 0x17
#define V_008DFC_SQ_IMAGE_ATOMIC_AND 0x18
#define V_008DFC_SQ_IMAGE_ATOMIC_OR 0x19
#define V_008DFC_SQ_IMAGE_ATOMIC_XOR 0x1A
#define V_008DFC_SQ_IMAGE_ATOMIC_INC 0x1B
#define V_008DFC_SQ_IMAGE_ATOMIC_DEC 0x1C
#define V_008DFC_SQ_IMAGE_ATOMIC_FCMPSWAP 0x1D
#define V_008DFC_SQ_IMAGE_ATOMIC_FMIN 0x1E
#define V_008DFC_SQ_IMAGE_ATOMIC_FMAX 0x1F
#define V_008DFC_SQ_IMAGE_SAMPLE 0x20
#define V_008DFC_SQ_IMAGE_SAMPLE_CL 0x21
#define V_008DFC_SQ_IMAGE_SAMPLE_D 0x22
#define V_008DFC_SQ_IMAGE_SAMPLE_D_CL 0x23
#define V_008DFC_SQ_IMAGE_SAMPLE_L 0x24
#define V_008DFC_SQ_IMAGE_SAMPLE_B 0x25
#define V_008DFC_SQ_IMAGE_SAMPLE_B_CL 0x26
#define V_008DFC_SQ_IMAGE_SAMPLE_LZ 0x27
#define V_008DFC_SQ_IMAGE_SAMPLE_C 0x28
#define V_008DFC_SQ_IMAGE_SAMPLE_C_CL 0x29
#define V_008DFC_SQ_IMAGE_SAMPLE_C_D 0x2A
#define V_008DFC_SQ_IMAGE_SAMPLE_C_D_CL 0x2B
#define V_008DFC_SQ_IMAGE_SAMPLE_C_L 0x2C
#define V_008DFC_SQ_IMAGE_SAMPLE_C_B 0x2D
#define V_008DFC_SQ_IMAGE_SAMPLE_C_B_CL 0x2E
#define V_008DFC_SQ_IMAGE_SAMPLE_C_LZ 0x2F
#define V_008DFC_SQ_IMAGE_SAMPLE_O 0x30
#define V_008DFC_SQ_IMAGE_SAMPLE_CL_O 0x31
#define V_008DFC_SQ_IMAGE_SAMPLE_D_O 0x32
#define V_008DFC_SQ_IMAGE_SAMPLE_D_CL_O 0x33
#define V_008DFC_SQ_IMAGE_SAMPLE_L_O 0x34
#define V_008DFC_SQ_IMAGE_SAMPLE_B_O 0x35
#define V_008DFC_SQ_IMAGE_SAMPLE_B_CL_O 0x36
#define V_008DFC_SQ_IMAGE_SAMPLE_LZ_O 0x37
#define V_008DFC_SQ_IMAGE_SAMPLE_C_O 0x38
#define V_008DFC_SQ_IMAGE_SAMPLE_C_CL_O 0x39
#define V_008DFC_SQ_IMAGE_SAMPLE_C_D_O 0x3A
#define V_008DFC_SQ_IMAGE_SAMPLE_C_D_CL_O 0x3B
#define V_008DFC_SQ_IMAGE_SAMPLE_C_L_O 0x3C
#define V_008DFC_SQ_IMAGE_SAMPLE_C_B_O 0x3D
#define V_008DFC_SQ_IMAGE_SAMPLE_C_B_CL_O 0x3E
#define V_008DFC_SQ_IMAGE_SAMPLE_C_LZ_O 0x3F
#define V_008DFC_SQ_IMAGE_GATHER4 0x40
#define V_008DFC_SQ_IMAGE_GATHER4_CL 0x41
#define V_008DFC_SQ_IMAGE_GATHER4_L 0x44
#define V_008DFC_SQ_IMAGE_GATHER4_B 0x45
#define V_008DFC_SQ_IMAGE_GATHER4_B_CL 0x46
#define V_008DFC_SQ_IMAGE_GATHER4_LZ 0x47
#define V_008DFC_SQ_IMAGE_GATHER4_C 0x48
#define V_008DFC_SQ_IMAGE_GATHER4_C_CL 0x49
#define V_008DFC_SQ_IMAGE_GATHER4_C_L 0x4C
#define V_008DFC_SQ_IMAGE_GATHER4_C_B 0x4D
#define V_008DFC_SQ_IMAGE_GATHER4_C_B_CL 0x4E
#define V_008DFC_SQ_IMAGE_GATHER4_C_LZ 0x4F
#define V_008DFC_SQ_IMAGE_GATHER4_O 0x50
#define V_008DFC_SQ_IMAGE_GATHER4_CL_O 0x51
#define V_008DFC_SQ_IMAGE_GATHER4_L_O 0x54
#define V_008DFC_SQ_IMAGE_GATHER4_B_O 0x55
#define V_008DFC_SQ_IMAGE_GATHER4_B_CL_O 0x56
#define V_008DFC_SQ_IMAGE_GATHER4_LZ_O 0x57
#define V_008DFC_SQ_IMAGE_GATHER4_C_O 0x58
#define V_008DFC_SQ_IMAGE_GATHER4_C_CL_O 0x59
#define V_008DFC_SQ_IMAGE_GATHER4_C_L_O 0x5C
#define V_008DFC_SQ_IMAGE_GATHER4_C_B_O 0x5D
#define V_008DFC_SQ_IMAGE_GATHER4_C_B_CL_O 0x5E
#define V_008DFC_SQ_IMAGE_GATHER4_C_LZ_O 0x5F
#define V_008DFC_SQ_IMAGE_GET_LOD 0x60
#define V_008DFC_SQ_IMAGE_SAMPLE_CD 0x68
#define V_008DFC_SQ_IMAGE_SAMPLE_CD_CL 0x69
#define V_008DFC_SQ_IMAGE_SAMPLE_C_CD 0x6A
#define V_008DFC_SQ_IMAGE_SAMPLE_C_CD_CL 0x6B
#define V_008DFC_SQ_IMAGE_SAMPLE_CD_O 0x6C
#define V_008DFC_SQ_IMAGE_SAMPLE_CD_CL_O 0x6D
#define V_008DFC_SQ_IMAGE_SAMPLE_C_CD_O 0x6E
#define V_008DFC_SQ_IMAGE_SAMPLE_C_CD_CL_O 0x6F
#define S_008DFC_SLC(x) (((x) & 0x1) << 25)
#define G_008DFC_SLC(x) (((x) >> 25) & 0x1)
#define C_008DFC_SLC 0xFDFFFFFF
#define S_008DFC_ENCODING(x) (((x) & 0x3F) << 26)
#define G_008DFC_ENCODING(x) (((x) >> 26) & 0x3F)
#define C_008DFC_ENCODING 0x03FFFFFF
#define V_008DFC_SQ_ENC_MIMG_FIELD 0x3C
#define R_008DFC_SQ_SOPP 0x008DFC
#define S_008DFC_SIMM16(x) (((x) & 0xFFFF) << 0)
#define G_008DFC_SIMM16(x) (((x) >> 0) & 0xFFFF)
#define C_008DFC_SIMM16 0xFFFF0000
#define S_008DFC_OP(x) (((x) & 0x7F) << 16)
#define G_008DFC_OP(x) (((x) >> 16) & 0x7F)
#define C_008DFC_OP 0xFF80FFFF
#define V_008DFC_SQ_S_NOP 0x00
#define V_008DFC_SQ_S_ENDPGM 0x01
#define V_008DFC_SQ_S_BRANCH 0x02
#define V_008DFC_SQ_S_CBRANCH_SCC0 0x04
#define V_008DFC_SQ_S_CBRANCH_SCC1 0x05
#define V_008DFC_SQ_S_CBRANCH_VCCZ 0x06
#define V_008DFC_SQ_S_CBRANCH_VCCNZ 0x07
#define V_008DFC_SQ_S_CBRANCH_EXECZ 0x08
#define V_008DFC_SQ_S_CBRANCH_EXECNZ 0x09
#define V_008DFC_SQ_S_BARRIER 0x0A
/* CIK */
#define V_008DFC_SQ_S_SETKILL 0x0B
/* */
#define V_008DFC_SQ_S_WAITCNT 0x0C
#define V_008DFC_SQ_S_SETHALT 0x0D
#define V_008DFC_SQ_S_SLEEP 0x0E
#define V_008DFC_SQ_S_SETPRIO 0x0F
#define V_008DFC_SQ_S_SENDMSG 0x10
#define V_008DFC_SQ_S_SENDMSGHALT 0x11
#define V_008DFC_SQ_S_TRAP 0x12
#define V_008DFC_SQ_S_ICACHE_INV 0x13
#define V_008DFC_SQ_S_INCPERFLEVEL 0x14
#define V_008DFC_SQ_S_DECPERFLEVEL 0x15
#define V_008DFC_SQ_S_TTRACEDATA 0x16
/* CIK */
#define V_008DFC_SQ_S_CBRANCH_CDBGSYS 0x17
#define V_008DFC_SQ_S_CBRANCH_CDBGUSER 0x18
#define V_008DFC_SQ_S_CBRANCH_CDBGSYS_OR_USER 0x19
#define V_008DFC_SQ_S_CBRANCH_CDBGSYS_AND_USER 0x1A
/* */
#define S_008DFC_ENCODING(x) (((x) & 0x1FF) << 23)
#define G_008DFC_ENCODING(x) (((x) >> 23) & 0x1FF)
#define C_008DFC_ENCODING 0x007FFFFF
#define V_008DFC_SQ_ENC_SOPP_FIELD 0x17F
#define R_008DFC_SQ_VINTRP 0x008DFC
#define S_008DFC_VSRC(x) (((x) & 0xFF) << 0)
#define G_008DFC_VSRC(x) (((x) >> 0) & 0xFF)
#define C_008DFC_VSRC 0xFFFFFF00
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_ATTRCHAN(x) (((x) & 0x03) << 8)
#define G_008DFC_ATTRCHAN(x) (((x) >> 8) & 0x03)
#define C_008DFC_ATTRCHAN 0xFFFFFCFF
#define V_008DFC_SQ_CHAN_X 0x00
#define V_008DFC_SQ_CHAN_Y 0x01
#define V_008DFC_SQ_CHAN_Z 0x02
#define V_008DFC_SQ_CHAN_W 0x03
#define S_008DFC_ATTR(x) (((x) & 0x3F) << 10)
#define G_008DFC_ATTR(x) (((x) >> 10) & 0x3F)
#define C_008DFC_ATTR 0xFFFF03FF
#define V_008DFC_SQ_ATTR 0x00
#define S_008DFC_OP(x) (((x) & 0x03) << 16)
#define G_008DFC_OP(x) (((x) >> 16) & 0x03)
#define C_008DFC_OP 0xFFFCFFFF
#define V_008DFC_SQ_V_INTERP_P1_F32 0x00
#define V_008DFC_SQ_V_INTERP_P2_F32 0x01
#define V_008DFC_SQ_V_INTERP_MOV_F32 0x02
#define S_008DFC_VDST(x) (((x) & 0xFF) << 18)
#define G_008DFC_VDST(x) (((x) >> 18) & 0xFF)
#define C_008DFC_VDST 0xFC03FFFF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_ENCODING(x) (((x) & 0x3F) << 26)
#define G_008DFC_ENCODING(x) (((x) >> 26) & 0x3F)
#define C_008DFC_ENCODING 0x03FFFFFF
#define V_008DFC_SQ_ENC_VINTRP_FIELD 0x32
#define R_008DFC_SQ_MTBUF_0 0x008DFC
#define S_008DFC_OFFSET(x) (((x) & 0xFFF) << 0)
#define G_008DFC_OFFSET(x) (((x) >> 0) & 0xFFF)
#define C_008DFC_OFFSET 0xFFFFF000
#define S_008DFC_OFFEN(x) (((x) & 0x1) << 12)
#define G_008DFC_OFFEN(x) (((x) >> 12) & 0x1)
#define C_008DFC_OFFEN 0xFFFFEFFF
#define S_008DFC_IDXEN(x) (((x) & 0x1) << 13)
#define G_008DFC_IDXEN(x) (((x) >> 13) & 0x1)
#define C_008DFC_IDXEN 0xFFFFDFFF
#define S_008DFC_GLC(x) (((x) & 0x1) << 14)
#define G_008DFC_GLC(x) (((x) >> 14) & 0x1)
#define C_008DFC_GLC 0xFFFFBFFF
#define S_008DFC_ADDR64(x) (((x) & 0x1) << 15)
#define G_008DFC_ADDR64(x) (((x) >> 15) & 0x1)
#define C_008DFC_ADDR64 0xFFFF7FFF
#define S_008DFC_OP(x) (((x) & 0x07) << 16)
#define G_008DFC_OP(x) (((x) >> 16) & 0x07)
#define C_008DFC_OP 0xFFF8FFFF
#define V_008DFC_SQ_TBUFFER_LOAD_FORMAT_X 0x00
#define V_008DFC_SQ_TBUFFER_LOAD_FORMAT_XY 0x01
#define V_008DFC_SQ_TBUFFER_LOAD_FORMAT_XYZ 0x02
#define V_008DFC_SQ_TBUFFER_LOAD_FORMAT_XYZW 0x03
#define V_008DFC_SQ_TBUFFER_STORE_FORMAT_X 0x04
#define V_008DFC_SQ_TBUFFER_STORE_FORMAT_XY 0x05
#define V_008DFC_SQ_TBUFFER_STORE_FORMAT_XYZ 0x06
#define V_008DFC_SQ_TBUFFER_STORE_FORMAT_XYZW 0x07
#define S_008DFC_DFMT(x) (((x) & 0x0F) << 19)
#define G_008DFC_DFMT(x) (((x) >> 19) & 0x0F)
#define C_008DFC_DFMT 0xFF87FFFF
#define S_008DFC_NFMT(x) (((x) & 0x07) << 23)
#define G_008DFC_NFMT(x) (((x) >> 23) & 0x07)
#define C_008DFC_NFMT 0xFC7FFFFF
#define S_008DFC_ENCODING(x) (((x) & 0x3F) << 26)
#define G_008DFC_ENCODING(x) (((x) >> 26) & 0x3F)
#define C_008DFC_ENCODING 0x03FFFFFF
#define V_008DFC_SQ_ENC_MTBUF_FIELD 0x3A
#define R_008DFC_SQ_SMRD 0x008DFC
#define S_008DFC_OFFSET(x) (((x) & 0xFF) << 0)
#define G_008DFC_OFFSET(x) (((x) >> 0) & 0xFF)
#define C_008DFC_OFFSET 0xFFFFFF00
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
/* CIK */
#define V_008DFC_SQ_SRC_LITERAL 0xFF
/* */
#define S_008DFC_IMM(x) (((x) & 0x1) << 8)
#define G_008DFC_IMM(x) (((x) >> 8) & 0x1)
#define C_008DFC_IMM 0xFFFFFEFF
#define S_008DFC_SBASE(x) (((x) & 0x3F) << 9)
#define G_008DFC_SBASE(x) (((x) >> 9) & 0x3F)
#define C_008DFC_SBASE 0xFFFF81FF
#define S_008DFC_SDST(x) (((x) & 0x7F) << 15)
#define G_008DFC_SDST(x) (((x) >> 15) & 0x7F)
#define C_008DFC_SDST 0xFFC07FFF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define S_008DFC_OP(x) (((x) & 0x1F) << 22)
#define G_008DFC_OP(x) (((x) >> 22) & 0x1F)
#define C_008DFC_OP 0xF83FFFFF
#define V_008DFC_SQ_S_LOAD_DWORD 0x00
#define V_008DFC_SQ_S_LOAD_DWORDX2 0x01
#define V_008DFC_SQ_S_LOAD_DWORDX4 0x02
#define V_008DFC_SQ_S_LOAD_DWORDX8 0x03
#define V_008DFC_SQ_S_LOAD_DWORDX16 0x04
#define V_008DFC_SQ_S_BUFFER_LOAD_DWORD 0x08
#define V_008DFC_SQ_S_BUFFER_LOAD_DWORDX2 0x09
#define V_008DFC_SQ_S_BUFFER_LOAD_DWORDX4 0x0A
#define V_008DFC_SQ_S_BUFFER_LOAD_DWORDX8 0x0B
#define V_008DFC_SQ_S_BUFFER_LOAD_DWORDX16 0x0C
/* CIK */
#define V_008DFC_SQ_S_DCACHE_INV_VOL 0x1D
/* */
#define V_008DFC_SQ_S_MEMTIME 0x1E
#define V_008DFC_SQ_S_DCACHE_INV 0x1F
#define S_008DFC_ENCODING(x) (((x) & 0x1F) << 27)
#define G_008DFC_ENCODING(x) (((x) >> 27) & 0x1F)
#define C_008DFC_ENCODING 0x07FFFFFF
#define V_008DFC_SQ_ENC_SMRD_FIELD 0x18
/* CIK */
#define R_008DFC_SQ_FLAT_0 0x008DFC
#define S_008DFC_GLC(x) (((x) & 0x1) << 16)
#define G_008DFC_GLC(x) (((x) >> 16) & 0x1)
#define C_008DFC_GLC 0xFFFEFFFF
#define S_008DFC_SLC(x) (((x) & 0x1) << 17)
#define G_008DFC_SLC(x) (((x) >> 17) & 0x1)
#define C_008DFC_SLC 0xFFFDFFFF
#define S_008DFC_OP(x) (((x) & 0x7F) << 18)
#define G_008DFC_OP(x) (((x) >> 18) & 0x7F)
#define C_008DFC_OP 0xFE03FFFF
#define V_008DFC_SQ_FLAT_LOAD_UBYTE 0x08
#define V_008DFC_SQ_FLAT_LOAD_SBYTE 0x09
#define V_008DFC_SQ_FLAT_LOAD_USHORT 0x0A
#define V_008DFC_SQ_FLAT_LOAD_SSHORT 0x0B
#define V_008DFC_SQ_FLAT_LOAD_DWORD 0x0C
#define V_008DFC_SQ_FLAT_LOAD_DWORDX2 0x0D
#define V_008DFC_SQ_FLAT_LOAD_DWORDX4 0x0E
#define V_008DFC_SQ_FLAT_LOAD_DWORDX3 0x0F
#define V_008DFC_SQ_FLAT_STORE_BYTE 0x18
#define V_008DFC_SQ_FLAT_STORE_SHORT 0x1A
#define V_008DFC_SQ_FLAT_STORE_DWORD 0x1C
#define V_008DFC_SQ_FLAT_STORE_DWORDX2 0x1D
#define V_008DFC_SQ_FLAT_STORE_DWORDX4 0x1E
#define V_008DFC_SQ_FLAT_STORE_DWORDX3 0x1F
#define V_008DFC_SQ_FLAT_ATOMIC_SWAP 0x30
#define V_008DFC_SQ_FLAT_ATOMIC_CMPSWAP 0x31
#define V_008DFC_SQ_FLAT_ATOMIC_ADD 0x32
#define V_008DFC_SQ_FLAT_ATOMIC_SUB 0x33
#define V_008DFC_SQ_FLAT_ATOMIC_SMIN 0x35
#define V_008DFC_SQ_FLAT_ATOMIC_UMIN 0x36
#define V_008DFC_SQ_FLAT_ATOMIC_SMAX 0x37
#define V_008DFC_SQ_FLAT_ATOMIC_UMAX 0x38
#define V_008DFC_SQ_FLAT_ATOMIC_AND 0x39
#define V_008DFC_SQ_FLAT_ATOMIC_OR 0x3A
#define V_008DFC_SQ_FLAT_ATOMIC_XOR 0x3B
#define V_008DFC_SQ_FLAT_ATOMIC_INC 0x3C
#define V_008DFC_SQ_FLAT_ATOMIC_DEC 0x3D
#define V_008DFC_SQ_FLAT_ATOMIC_FCMPSWAP 0x3E
#define V_008DFC_SQ_FLAT_ATOMIC_FMIN 0x3F
#define V_008DFC_SQ_FLAT_ATOMIC_FMAX 0x40
#define V_008DFC_SQ_FLAT_ATOMIC_SWAP_X2 0x50
#define V_008DFC_SQ_FLAT_ATOMIC_CMPSWAP_X2 0x51
#define V_008DFC_SQ_FLAT_ATOMIC_ADD_X2 0x52
#define V_008DFC_SQ_FLAT_ATOMIC_SUB_X2 0x53
#define V_008DFC_SQ_FLAT_ATOMIC_SMIN_X2 0x55
#define V_008DFC_SQ_FLAT_ATOMIC_UMIN_X2 0x56
#define V_008DFC_SQ_FLAT_ATOMIC_SMAX_X2 0x57
#define V_008DFC_SQ_FLAT_ATOMIC_UMAX_X2 0x58
#define V_008DFC_SQ_FLAT_ATOMIC_AND_X2 0x59
#define V_008DFC_SQ_FLAT_ATOMIC_OR_X2 0x5A
#define V_008DFC_SQ_FLAT_ATOMIC_XOR_X2 0x5B
#define V_008DFC_SQ_FLAT_ATOMIC_INC_X2 0x5C
#define V_008DFC_SQ_FLAT_ATOMIC_DEC_X2 0x5D
#define V_008DFC_SQ_FLAT_ATOMIC_FCMPSWAP_X2 0x5E
#define V_008DFC_SQ_FLAT_ATOMIC_FMIN_X2 0x5F
#define V_008DFC_SQ_FLAT_ATOMIC_FMAX_X2 0x60
#define S_008DFC_ENCODING(x) (((x) & 0x3F) << 26)
#define G_008DFC_ENCODING(x) (((x) >> 26) & 0x3F)
#define C_008DFC_ENCODING 0x03FFFFFF
#define V_008DFC_SQ_ENC_FLAT_FIELD 0x37
/* */
#define R_008DFC_SQ_EXP_1 0x008DFC
#define S_008DFC_VSRC0(x) (((x) & 0xFF) << 0)
#define G_008DFC_VSRC0(x) (((x) >> 0) & 0xFF)
#define C_008DFC_VSRC0 0xFFFFFF00
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_VSRC1(x) (((x) & 0xFF) << 8)
#define G_008DFC_VSRC1(x) (((x) >> 8) & 0xFF)
#define C_008DFC_VSRC1 0xFFFF00FF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_VSRC2(x) (((x) & 0xFF) << 16)
#define G_008DFC_VSRC2(x) (((x) >> 16) & 0xFF)
#define C_008DFC_VSRC2 0xFF00FFFF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_VSRC3(x) (((x) & 0xFF) << 24)
#define G_008DFC_VSRC3(x) (((x) >> 24) & 0xFF)
#define C_008DFC_VSRC3 0x00FFFFFF
#define V_008DFC_SQ_VGPR 0x00
#define R_008DFC_SQ_DS_1 0x008DFC
#define S_008DFC_ADDR(x) (((x) & 0xFF) << 0)
#define G_008DFC_ADDR(x) (((x) >> 0) & 0xFF)
#define C_008DFC_ADDR 0xFFFFFF00
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_DATA0(x) (((x) & 0xFF) << 8)
#define G_008DFC_DATA0(x) (((x) >> 8) & 0xFF)
#define C_008DFC_DATA0 0xFFFF00FF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_DATA1(x) (((x) & 0xFF) << 16)
#define G_008DFC_DATA1(x) (((x) >> 16) & 0xFF)
#define C_008DFC_DATA1 0xFF00FFFF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_VDST(x) (((x) & 0xFF) << 24)
#define G_008DFC_VDST(x) (((x) >> 24) & 0xFF)
#define C_008DFC_VDST 0x00FFFFFF
#define V_008DFC_SQ_VGPR 0x00
#define R_008DFC_SQ_VOPC 0x008DFC
#define S_008DFC_SRC0(x) (((x) & 0x1FF) << 0)
#define G_008DFC_SRC0(x) (((x) >> 0) & 0x1FF)
#define C_008DFC_SRC0 0xFFFFFE00
#define V_008DFC_SQ_SGPR 0x00
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define V_008DFC_SQ_SRC_VGPR 0x100
#define S_008DFC_VSRC1(x) (((x) & 0xFF) << 9)
#define G_008DFC_VSRC1(x) (((x) >> 9) & 0xFF)
#define C_008DFC_VSRC1 0xFFFE01FF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_OP(x) (((x) & 0xFF) << 17)
#define G_008DFC_OP(x) (((x) >> 17) & 0xFF)
#define C_008DFC_OP 0xFE01FFFF
#define V_008DFC_SQ_V_CMP_F_F32 0x00
#define V_008DFC_SQ_V_CMP_LT_F32 0x01
#define V_008DFC_SQ_V_CMP_EQ_F32 0x02
#define V_008DFC_SQ_V_CMP_LE_F32 0x03
#define V_008DFC_SQ_V_CMP_GT_F32 0x04
#define V_008DFC_SQ_V_CMP_LG_F32 0x05
#define V_008DFC_SQ_V_CMP_GE_F32 0x06
#define V_008DFC_SQ_V_CMP_O_F32 0x07
#define V_008DFC_SQ_V_CMP_U_F32 0x08
#define V_008DFC_SQ_V_CMP_NGE_F32 0x09
#define V_008DFC_SQ_V_CMP_NLG_F32 0x0A
#define V_008DFC_SQ_V_CMP_NGT_F32 0x0B
#define V_008DFC_SQ_V_CMP_NLE_F32 0x0C
#define V_008DFC_SQ_V_CMP_NEQ_F32 0x0D
#define V_008DFC_SQ_V_CMP_NLT_F32 0x0E
#define V_008DFC_SQ_V_CMP_TRU_F32 0x0F
#define V_008DFC_SQ_V_CMPX_F_F32 0x10
#define V_008DFC_SQ_V_CMPX_LT_F32 0x11
#define V_008DFC_SQ_V_CMPX_EQ_F32 0x12
#define V_008DFC_SQ_V_CMPX_LE_F32 0x13
#define V_008DFC_SQ_V_CMPX_GT_F32 0x14
#define V_008DFC_SQ_V_CMPX_LG_F32 0x15
#define V_008DFC_SQ_V_CMPX_GE_F32 0x16
#define V_008DFC_SQ_V_CMPX_O_F32 0x17
#define V_008DFC_SQ_V_CMPX_U_F32 0x18
#define V_008DFC_SQ_V_CMPX_NGE_F32 0x19
#define V_008DFC_SQ_V_CMPX_NLG_F32 0x1A
#define V_008DFC_SQ_V_CMPX_NGT_F32 0x1B
#define V_008DFC_SQ_V_CMPX_NLE_F32 0x1C
#define V_008DFC_SQ_V_CMPX_NEQ_F32 0x1D
#define V_008DFC_SQ_V_CMPX_NLT_F32 0x1E
#define V_008DFC_SQ_V_CMPX_TRU_F32 0x1F
#define V_008DFC_SQ_V_CMP_F_F64 0x20
#define V_008DFC_SQ_V_CMP_LT_F64 0x21
#define V_008DFC_SQ_V_CMP_EQ_F64 0x22
#define V_008DFC_SQ_V_CMP_LE_F64 0x23
#define V_008DFC_SQ_V_CMP_GT_F64 0x24
#define V_008DFC_SQ_V_CMP_LG_F64 0x25
#define V_008DFC_SQ_V_CMP_GE_F64 0x26
#define V_008DFC_SQ_V_CMP_O_F64 0x27
#define V_008DFC_SQ_V_CMP_U_F64 0x28
#define V_008DFC_SQ_V_CMP_NGE_F64 0x29
#define V_008DFC_SQ_V_CMP_NLG_F64 0x2A
#define V_008DFC_SQ_V_CMP_NGT_F64 0x2B
#define V_008DFC_SQ_V_CMP_NLE_F64 0x2C
#define V_008DFC_SQ_V_CMP_NEQ_F64 0x2D
#define V_008DFC_SQ_V_CMP_NLT_F64 0x2E
#define V_008DFC_SQ_V_CMP_TRU_F64 0x2F
#define V_008DFC_SQ_V_CMPX_F_F64 0x30
#define V_008DFC_SQ_V_CMPX_LT_F64 0x31
#define V_008DFC_SQ_V_CMPX_EQ_F64 0x32
#define V_008DFC_SQ_V_CMPX_LE_F64 0x33
#define V_008DFC_SQ_V_CMPX_GT_F64 0x34
#define V_008DFC_SQ_V_CMPX_LG_F64 0x35
#define V_008DFC_SQ_V_CMPX_GE_F64 0x36
#define V_008DFC_SQ_V_CMPX_O_F64 0x37
#define V_008DFC_SQ_V_CMPX_U_F64 0x38
#define V_008DFC_SQ_V_CMPX_NGE_F64 0x39
#define V_008DFC_SQ_V_CMPX_NLG_F64 0x3A
#define V_008DFC_SQ_V_CMPX_NGT_F64 0x3B
#define V_008DFC_SQ_V_CMPX_NLE_F64 0x3C
#define V_008DFC_SQ_V_CMPX_NEQ_F64 0x3D
#define V_008DFC_SQ_V_CMPX_NLT_F64 0x3E
#define V_008DFC_SQ_V_CMPX_TRU_F64 0x3F
#define V_008DFC_SQ_V_CMPS_F_F32 0x40
#define V_008DFC_SQ_V_CMPS_LT_F32 0x41
#define V_008DFC_SQ_V_CMPS_EQ_F32 0x42
#define V_008DFC_SQ_V_CMPS_LE_F32 0x43
#define V_008DFC_SQ_V_CMPS_GT_F32 0x44
#define V_008DFC_SQ_V_CMPS_LG_F32 0x45
#define V_008DFC_SQ_V_CMPS_GE_F32 0x46
#define V_008DFC_SQ_V_CMPS_O_F32 0x47
#define V_008DFC_SQ_V_CMPS_U_F32 0x48
#define V_008DFC_SQ_V_CMPS_NGE_F32 0x49
#define V_008DFC_SQ_V_CMPS_NLG_F32 0x4A
#define V_008DFC_SQ_V_CMPS_NGT_F32 0x4B
#define V_008DFC_SQ_V_CMPS_NLE_F32 0x4C
#define V_008DFC_SQ_V_CMPS_NEQ_F32 0x4D
#define V_008DFC_SQ_V_CMPS_NLT_F32 0x4E
#define V_008DFC_SQ_V_CMPS_TRU_F32 0x4F
#define V_008DFC_SQ_V_CMPSX_F_F32 0x50
#define V_008DFC_SQ_V_CMPSX_LT_F32 0x51
#define V_008DFC_SQ_V_CMPSX_EQ_F32 0x52
#define V_008DFC_SQ_V_CMPSX_LE_F32 0x53
#define V_008DFC_SQ_V_CMPSX_GT_F32 0x54
#define V_008DFC_SQ_V_CMPSX_LG_F32 0x55
#define V_008DFC_SQ_V_CMPSX_GE_F32 0x56
#define V_008DFC_SQ_V_CMPSX_O_F32 0x57
#define V_008DFC_SQ_V_CMPSX_U_F32 0x58
#define V_008DFC_SQ_V_CMPSX_NGE_F32 0x59
#define V_008DFC_SQ_V_CMPSX_NLG_F32 0x5A
#define V_008DFC_SQ_V_CMPSX_NGT_F32 0x5B
#define V_008DFC_SQ_V_CMPSX_NLE_F32 0x5C
#define V_008DFC_SQ_V_CMPSX_NEQ_F32 0x5D
#define V_008DFC_SQ_V_CMPSX_NLT_F32 0x5E
#define V_008DFC_SQ_V_CMPSX_TRU_F32 0x5F
#define V_008DFC_SQ_V_CMPS_F_F64 0x60
#define V_008DFC_SQ_V_CMPS_LT_F64 0x61
#define V_008DFC_SQ_V_CMPS_EQ_F64 0x62
#define V_008DFC_SQ_V_CMPS_LE_F64 0x63
#define V_008DFC_SQ_V_CMPS_GT_F64 0x64
#define V_008DFC_SQ_V_CMPS_LG_F64 0x65
#define V_008DFC_SQ_V_CMPS_GE_F64 0x66
#define V_008DFC_SQ_V_CMPS_O_F64 0x67
#define V_008DFC_SQ_V_CMPS_U_F64 0x68
#define V_008DFC_SQ_V_CMPS_NGE_F64 0x69
#define V_008DFC_SQ_V_CMPS_NLG_F64 0x6A
#define V_008DFC_SQ_V_CMPS_NGT_F64 0x6B
#define V_008DFC_SQ_V_CMPS_NLE_F64 0x6C
#define V_008DFC_SQ_V_CMPS_NEQ_F64 0x6D
#define V_008DFC_SQ_V_CMPS_NLT_F64 0x6E
#define V_008DFC_SQ_V_CMPS_TRU_F64 0x6F
#define V_008DFC_SQ_V_CMPSX_F_F64 0x70
#define V_008DFC_SQ_V_CMPSX_LT_F64 0x71
#define V_008DFC_SQ_V_CMPSX_EQ_F64 0x72
#define V_008DFC_SQ_V_CMPSX_LE_F64 0x73
#define V_008DFC_SQ_V_CMPSX_GT_F64 0x74
#define V_008DFC_SQ_V_CMPSX_LG_F64 0x75
#define V_008DFC_SQ_V_CMPSX_GE_F64 0x76
#define V_008DFC_SQ_V_CMPSX_O_F64 0x77
#define V_008DFC_SQ_V_CMPSX_U_F64 0x78
#define V_008DFC_SQ_V_CMPSX_NGE_F64 0x79
#define V_008DFC_SQ_V_CMPSX_NLG_F64 0x7A
#define V_008DFC_SQ_V_CMPSX_NGT_F64 0x7B
#define V_008DFC_SQ_V_CMPSX_NLE_F64 0x7C
#define V_008DFC_SQ_V_CMPSX_NEQ_F64 0x7D
#define V_008DFC_SQ_V_CMPSX_NLT_F64 0x7E
#define V_008DFC_SQ_V_CMPSX_TRU_F64 0x7F
#define V_008DFC_SQ_V_CMP_F_I32 0x80
#define V_008DFC_SQ_V_CMP_LT_I32 0x81
#define V_008DFC_SQ_V_CMP_EQ_I32 0x82
#define V_008DFC_SQ_V_CMP_LE_I32 0x83
#define V_008DFC_SQ_V_CMP_GT_I32 0x84
#define V_008DFC_SQ_V_CMP_NE_I32 0x85
#define V_008DFC_SQ_V_CMP_GE_I32 0x86
#define V_008DFC_SQ_V_CMP_T_I32 0x87
#define V_008DFC_SQ_V_CMP_CLASS_F32 0x88
#define V_008DFC_SQ_V_CMPX_F_I32 0x90
#define V_008DFC_SQ_V_CMPX_LT_I32 0x91
#define V_008DFC_SQ_V_CMPX_EQ_I32 0x92
#define V_008DFC_SQ_V_CMPX_LE_I32 0x93
#define V_008DFC_SQ_V_CMPX_GT_I32 0x94
#define V_008DFC_SQ_V_CMPX_NE_I32 0x95
#define V_008DFC_SQ_V_CMPX_GE_I32 0x96
#define V_008DFC_SQ_V_CMPX_T_I32 0x97
#define V_008DFC_SQ_V_CMPX_CLASS_F32 0x98
#define V_008DFC_SQ_V_CMP_F_I64 0xA0
#define V_008DFC_SQ_V_CMP_LT_I64 0xA1
#define V_008DFC_SQ_V_CMP_EQ_I64 0xA2
#define V_008DFC_SQ_V_CMP_LE_I64 0xA3
#define V_008DFC_SQ_V_CMP_GT_I64 0xA4
#define V_008DFC_SQ_V_CMP_NE_I64 0xA5
#define V_008DFC_SQ_V_CMP_GE_I64 0xA6
#define V_008DFC_SQ_V_CMP_T_I64 0xA7
#define V_008DFC_SQ_V_CMP_CLASS_F64 0xA8
#define V_008DFC_SQ_V_CMPX_F_I64 0xB0
#define V_008DFC_SQ_V_CMPX_LT_I64 0xB1
#define V_008DFC_SQ_V_CMPX_EQ_I64 0xB2
#define V_008DFC_SQ_V_CMPX_LE_I64 0xB3
#define V_008DFC_SQ_V_CMPX_GT_I64 0xB4
#define V_008DFC_SQ_V_CMPX_NE_I64 0xB5
#define V_008DFC_SQ_V_CMPX_GE_I64 0xB6
#define V_008DFC_SQ_V_CMPX_T_I64 0xB7
#define V_008DFC_SQ_V_CMPX_CLASS_F64 0xB8
#define V_008DFC_SQ_V_CMP_F_U32 0xC0
#define V_008DFC_SQ_V_CMP_LT_U32 0xC1
#define V_008DFC_SQ_V_CMP_EQ_U32 0xC2
#define V_008DFC_SQ_V_CMP_LE_U32 0xC3
#define V_008DFC_SQ_V_CMP_GT_U32 0xC4
#define V_008DFC_SQ_V_CMP_NE_U32 0xC5
#define V_008DFC_SQ_V_CMP_GE_U32 0xC6
#define V_008DFC_SQ_V_CMP_T_U32 0xC7
#define V_008DFC_SQ_V_CMPX_F_U32 0xD0
#define V_008DFC_SQ_V_CMPX_LT_U32 0xD1
#define V_008DFC_SQ_V_CMPX_EQ_U32 0xD2
#define V_008DFC_SQ_V_CMPX_LE_U32 0xD3
#define V_008DFC_SQ_V_CMPX_GT_U32 0xD4
#define V_008DFC_SQ_V_CMPX_NE_U32 0xD5
#define V_008DFC_SQ_V_CMPX_GE_U32 0xD6
#define V_008DFC_SQ_V_CMPX_T_U32 0xD7
#define V_008DFC_SQ_V_CMP_F_U64 0xE0
#define V_008DFC_SQ_V_CMP_LT_U64 0xE1
#define V_008DFC_SQ_V_CMP_EQ_U64 0xE2
#define V_008DFC_SQ_V_CMP_LE_U64 0xE3
#define V_008DFC_SQ_V_CMP_GT_U64 0xE4
#define V_008DFC_SQ_V_CMP_NE_U64 0xE5
#define V_008DFC_SQ_V_CMP_GE_U64 0xE6
#define V_008DFC_SQ_V_CMP_T_U64 0xE7
#define V_008DFC_SQ_V_CMPX_F_U64 0xF0
#define V_008DFC_SQ_V_CMPX_LT_U64 0xF1
#define V_008DFC_SQ_V_CMPX_EQ_U64 0xF2
#define V_008DFC_SQ_V_CMPX_LE_U64 0xF3
#define V_008DFC_SQ_V_CMPX_GT_U64 0xF4
#define V_008DFC_SQ_V_CMPX_NE_U64 0xF5
#define V_008DFC_SQ_V_CMPX_GE_U64 0xF6
#define V_008DFC_SQ_V_CMPX_T_U64 0xF7
#define S_008DFC_ENCODING(x) (((x) & 0x7F) << 25)
#define G_008DFC_ENCODING(x) (((x) >> 25) & 0x7F)
#define C_008DFC_ENCODING 0x01FFFFFF
#define V_008DFC_SQ_ENC_VOPC_FIELD 0x3E
#define R_008DFC_SQ_SOP1 0x008DFC
#define S_008DFC_SSRC0(x) (((x) & 0xFF) << 0)
#define G_008DFC_SSRC0(x) (((x) >> 0) & 0xFF)
#define C_008DFC_SSRC0 0xFFFFFF00
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define S_008DFC_OP(x) (((x) & 0xFF) << 8)
#define G_008DFC_OP(x) (((x) >> 8) & 0xFF)
#define C_008DFC_OP 0xFFFF00FF
#define V_008DFC_SQ_S_MOV_B32 0x03
#define V_008DFC_SQ_S_MOV_B64 0x04
#define V_008DFC_SQ_S_CMOV_B32 0x05
#define V_008DFC_SQ_S_CMOV_B64 0x06
#define V_008DFC_SQ_S_NOT_B32 0x07
#define V_008DFC_SQ_S_NOT_B64 0x08
#define V_008DFC_SQ_S_WQM_B32 0x09
#define V_008DFC_SQ_S_WQM_B64 0x0A
#define V_008DFC_SQ_S_BREV_B32 0x0B
#define V_008DFC_SQ_S_BREV_B64 0x0C
#define V_008DFC_SQ_S_BCNT0_I32_B32 0x0D
#define V_008DFC_SQ_S_BCNT0_I32_B64 0x0E
#define V_008DFC_SQ_S_BCNT1_I32_B32 0x0F
#define V_008DFC_SQ_S_BCNT1_I32_B64 0x10
#define V_008DFC_SQ_S_FF0_I32_B32 0x11
#define V_008DFC_SQ_S_FF0_I32_B64 0x12
#define V_008DFC_SQ_S_FF1_I32_B32 0x13
#define V_008DFC_SQ_S_FF1_I32_B64 0x14
#define V_008DFC_SQ_S_FLBIT_I32_B32 0x15
#define V_008DFC_SQ_S_FLBIT_I32_B64 0x16
#define V_008DFC_SQ_S_FLBIT_I32 0x17
#define V_008DFC_SQ_S_FLBIT_I32_I64 0x18
#define V_008DFC_SQ_S_SEXT_I32_I8 0x19
#define V_008DFC_SQ_S_SEXT_I32_I16 0x1A
#define V_008DFC_SQ_S_BITSET0_B32 0x1B
#define V_008DFC_SQ_S_BITSET0_B64 0x1C
#define V_008DFC_SQ_S_BITSET1_B32 0x1D
#define V_008DFC_SQ_S_BITSET1_B64 0x1E
#define V_008DFC_SQ_S_GETPC_B64 0x1F
#define V_008DFC_SQ_S_SETPC_B64 0x20
#define V_008DFC_SQ_S_SWAPPC_B64 0x21
#define V_008DFC_SQ_S_RFE_B64 0x22
#define V_008DFC_SQ_S_AND_SAVEEXEC_B64 0x24
#define V_008DFC_SQ_S_OR_SAVEEXEC_B64 0x25
#define V_008DFC_SQ_S_XOR_SAVEEXEC_B64 0x26
#define V_008DFC_SQ_S_ANDN2_SAVEEXEC_B64 0x27
#define V_008DFC_SQ_S_ORN2_SAVEEXEC_B64 0x28
#define V_008DFC_SQ_S_NAND_SAVEEXEC_B64 0x29
#define V_008DFC_SQ_S_NOR_SAVEEXEC_B64 0x2A
#define V_008DFC_SQ_S_XNOR_SAVEEXEC_B64 0x2B
#define V_008DFC_SQ_S_QUADMASK_B32 0x2C
#define V_008DFC_SQ_S_QUADMASK_B64 0x2D
#define V_008DFC_SQ_S_MOVRELS_B32 0x2E
#define V_008DFC_SQ_S_MOVRELS_B64 0x2F
#define V_008DFC_SQ_S_MOVRELD_B32 0x30
#define V_008DFC_SQ_S_MOVRELD_B64 0x31
#define V_008DFC_SQ_S_CBRANCH_JOIN 0x32
#define V_008DFC_SQ_S_MOV_REGRD_B32 0x33
#define V_008DFC_SQ_S_ABS_I32 0x34
#define V_008DFC_SQ_S_MOV_FED_B32 0x35
#define S_008DFC_SDST(x) (((x) & 0x7F) << 16)
#define G_008DFC_SDST(x) (((x) >> 16) & 0x7F)
#define C_008DFC_SDST 0xFF80FFFF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define S_008DFC_ENCODING(x) (((x) & 0x1FF) << 23)
#define G_008DFC_ENCODING(x) (((x) >> 23) & 0x1FF)
#define C_008DFC_ENCODING 0x007FFFFF
#define V_008DFC_SQ_ENC_SOP1_FIELD 0x17D
#define R_008DFC_SQ_MTBUF_1 0x008DFC
#define S_008DFC_VADDR(x) (((x) & 0xFF) << 0)
#define G_008DFC_VADDR(x) (((x) >> 0) & 0xFF)
#define C_008DFC_VADDR 0xFFFFFF00
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_VDATA(x) (((x) & 0xFF) << 8)
#define G_008DFC_VDATA(x) (((x) >> 8) & 0xFF)
#define C_008DFC_VDATA 0xFFFF00FF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_SRSRC(x) (((x) & 0x1F) << 16)
#define G_008DFC_SRSRC(x) (((x) >> 16) & 0x1F)
#define C_008DFC_SRSRC 0xFFE0FFFF
#define S_008DFC_SLC(x) (((x) & 0x1) << 22)
#define G_008DFC_SLC(x) (((x) >> 22) & 0x1)
#define C_008DFC_SLC 0xFFBFFFFF
#define S_008DFC_TFE(x) (((x) & 0x1) << 23)
#define G_008DFC_TFE(x) (((x) >> 23) & 0x1)
#define C_008DFC_TFE 0xFF7FFFFF
#define S_008DFC_SOFFSET(x) (((x) & 0xFF) << 24)
#define G_008DFC_SOFFSET(x) (((x) >> 24) & 0xFF)
#define C_008DFC_SOFFSET 0x00FFFFFF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define R_008DFC_SQ_SOP2 0x008DFC
#define S_008DFC_SSRC0(x) (((x) & 0xFF) << 0)
#define G_008DFC_SSRC0(x) (((x) >> 0) & 0xFF)
#define C_008DFC_SSRC0 0xFFFFFF00
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define S_008DFC_SSRC1(x) (((x) & 0xFF) << 8)
#define G_008DFC_SSRC1(x) (((x) >> 8) & 0xFF)
#define C_008DFC_SSRC1 0xFFFF00FF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define S_008DFC_SDST(x) (((x) & 0x7F) << 16)
#define G_008DFC_SDST(x) (((x) >> 16) & 0x7F)
#define C_008DFC_SDST 0xFF80FFFF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define S_008DFC_OP(x) (((x) & 0x7F) << 23)
#define G_008DFC_OP(x) (((x) >> 23) & 0x7F)
#define C_008DFC_OP 0xC07FFFFF
#define V_008DFC_SQ_S_ADD_U32 0x00
#define V_008DFC_SQ_S_SUB_U32 0x01
#define V_008DFC_SQ_S_ADD_I32 0x02
#define V_008DFC_SQ_S_SUB_I32 0x03
#define V_008DFC_SQ_S_ADDC_U32 0x04
#define V_008DFC_SQ_S_SUBB_U32 0x05
#define V_008DFC_SQ_S_MIN_I32 0x06
#define V_008DFC_SQ_S_MIN_U32 0x07
#define V_008DFC_SQ_S_MAX_I32 0x08
#define V_008DFC_SQ_S_MAX_U32 0x09
#define V_008DFC_SQ_S_CSELECT_B32 0x0A
#define V_008DFC_SQ_S_CSELECT_B64 0x0B
#define V_008DFC_SQ_S_AND_B32 0x0E
#define V_008DFC_SQ_S_AND_B64 0x0F
#define V_008DFC_SQ_S_OR_B32 0x10
#define V_008DFC_SQ_S_OR_B64 0x11
#define V_008DFC_SQ_S_XOR_B32 0x12
#define V_008DFC_SQ_S_XOR_B64 0x13
#define V_008DFC_SQ_S_ANDN2_B32 0x14
#define V_008DFC_SQ_S_ANDN2_B64 0x15
#define V_008DFC_SQ_S_ORN2_B32 0x16
#define V_008DFC_SQ_S_ORN2_B64 0x17
#define V_008DFC_SQ_S_NAND_B32 0x18
#define V_008DFC_SQ_S_NAND_B64 0x19
#define V_008DFC_SQ_S_NOR_B32 0x1A
#define V_008DFC_SQ_S_NOR_B64 0x1B
#define V_008DFC_SQ_S_XNOR_B32 0x1C
#define V_008DFC_SQ_S_XNOR_B64 0x1D
#define V_008DFC_SQ_S_LSHL_B32 0x1E
#define V_008DFC_SQ_S_LSHL_B64 0x1F
#define V_008DFC_SQ_S_LSHR_B32 0x20
#define V_008DFC_SQ_S_LSHR_B64 0x21
#define V_008DFC_SQ_S_ASHR_I32 0x22
#define V_008DFC_SQ_S_ASHR_I64 0x23
#define V_008DFC_SQ_S_BFM_B32 0x24
#define V_008DFC_SQ_S_BFM_B64 0x25
#define V_008DFC_SQ_S_MUL_I32 0x26
#define V_008DFC_SQ_S_BFE_U32 0x27
#define V_008DFC_SQ_S_BFE_I32 0x28
#define V_008DFC_SQ_S_BFE_U64 0x29
#define V_008DFC_SQ_S_BFE_I64 0x2A
#define V_008DFC_SQ_S_CBRANCH_G_FORK 0x2B
#define V_008DFC_SQ_S_ABSDIFF_I32 0x2C
#define S_008DFC_ENCODING(x) (((x) & 0x03) << 30)
#define G_008DFC_ENCODING(x) (((x) >> 30) & 0x03)
#define C_008DFC_ENCODING 0x3FFFFFFF
#define V_008DFC_SQ_ENC_SOP2_FIELD 0x02
#define R_008DFC_SQ_SOPK 0x008DFC
#define S_008DFC_SIMM16(x) (((x) & 0xFFFF) << 0)
#define G_008DFC_SIMM16(x) (((x) >> 0) & 0xFFFF)
#define C_008DFC_SIMM16 0xFFFF0000
#define S_008DFC_SDST(x) (((x) & 0x7F) << 16)
#define G_008DFC_SDST(x) (((x) >> 16) & 0x7F)
#define C_008DFC_SDST 0xFF80FFFF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define S_008DFC_OP(x) (((x) & 0x1F) << 23)
#define G_008DFC_OP(x) (((x) >> 23) & 0x1F)
#define C_008DFC_OP 0xF07FFFFF
#define V_008DFC_SQ_S_MOVK_I32 0x00
#define V_008DFC_SQ_S_CMOVK_I32 0x02
#define V_008DFC_SQ_S_CMPK_EQ_I32 0x03
#define V_008DFC_SQ_S_CMPK_LG_I32 0x04
#define V_008DFC_SQ_S_CMPK_GT_I32 0x05
#define V_008DFC_SQ_S_CMPK_GE_I32 0x06
#define V_008DFC_SQ_S_CMPK_LT_I32 0x07
#define V_008DFC_SQ_S_CMPK_LE_I32 0x08
#define V_008DFC_SQ_S_CMPK_EQ_U32 0x09
#define V_008DFC_SQ_S_CMPK_LG_U32 0x0A
#define V_008DFC_SQ_S_CMPK_GT_U32 0x0B
#define V_008DFC_SQ_S_CMPK_GE_U32 0x0C
#define V_008DFC_SQ_S_CMPK_LT_U32 0x0D
#define V_008DFC_SQ_S_CMPK_LE_U32 0x0E
#define V_008DFC_SQ_S_ADDK_I32 0x0F
#define V_008DFC_SQ_S_MULK_I32 0x10
#define V_008DFC_SQ_S_CBRANCH_I_FORK 0x11
#define V_008DFC_SQ_S_GETREG_B32 0x12
#define V_008DFC_SQ_S_SETREG_B32 0x13
#define V_008DFC_SQ_S_GETREG_REGRD_B32 0x14
#define V_008DFC_SQ_S_SETREG_IMM32_B32 0x15
#define S_008DFC_ENCODING(x) (((x) & 0x0F) << 28)
#define G_008DFC_ENCODING(x) (((x) >> 28) & 0x0F)
#define C_008DFC_ENCODING 0x0FFFFFFF
#define V_008DFC_SQ_ENC_SOPK_FIELD 0x0B
#define R_008DFC_SQ_VOP3_0 0x008DFC
#define S_008DFC_VDST(x) (((x) & 0xFF) << 0)
#define G_008DFC_VDST(x) (((x) >> 0) & 0xFF)
#define C_008DFC_VDST 0xFFFFFF00
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_ABS(x) (((x) & 0x07) << 8)
#define G_008DFC_ABS(x) (((x) >> 8) & 0x07)
#define C_008DFC_ABS 0xFFFFF8FF
#define S_008DFC_CLAMP(x) (((x) & 0x1) << 11)
#define G_008DFC_CLAMP(x) (((x) >> 11) & 0x1)
#define C_008DFC_CLAMP 0xFFFFF7FF
#define S_008DFC_OP(x) (((x) & 0x1FF) << 17)
#define G_008DFC_OP(x) (((x) >> 17) & 0x1FF)
#define C_008DFC_OP 0xFC01FFFF
#define V_008DFC_SQ_V_OPC_OFFSET 0x00
#define V_008DFC_SQ_V_OP2_OFFSET 0x100
#define V_008DFC_SQ_V_MAD_LEGACY_F32 0x140
#define V_008DFC_SQ_V_MAD_F32 0x141
#define V_008DFC_SQ_V_MAD_I32_I24 0x142
#define V_008DFC_SQ_V_MAD_U32_U24 0x143
#define V_008DFC_SQ_V_CUBEID_F32 0x144
#define V_008DFC_SQ_V_CUBESC_F32 0x145
#define V_008DFC_SQ_V_CUBETC_F32 0x146
#define V_008DFC_SQ_V_CUBEMA_F32 0x147
#define V_008DFC_SQ_V_BFE_U32 0x148
#define V_008DFC_SQ_V_BFE_I32 0x149
#define V_008DFC_SQ_V_BFI_B32 0x14A
#define V_008DFC_SQ_V_FMA_F32 0x14B
#define V_008DFC_SQ_V_FMA_F64 0x14C
#define V_008DFC_SQ_V_LERP_U8 0x14D
#define V_008DFC_SQ_V_ALIGNBIT_B32 0x14E
#define V_008DFC_SQ_V_ALIGNBYTE_B32 0x14F
#define V_008DFC_SQ_V_MULLIT_F32 0x150
#define V_008DFC_SQ_V_MIN3_F32 0x151
#define V_008DFC_SQ_V_MIN3_I32 0x152
#define V_008DFC_SQ_V_MIN3_U32 0x153
#define V_008DFC_SQ_V_MAX3_F32 0x154
#define V_008DFC_SQ_V_MAX3_I32 0x155
#define V_008DFC_SQ_V_MAX3_U32 0x156
#define V_008DFC_SQ_V_MED3_F32 0x157
#define V_008DFC_SQ_V_MED3_I32 0x158
#define V_008DFC_SQ_V_MED3_U32 0x159
#define V_008DFC_SQ_V_SAD_U8 0x15A
#define V_008DFC_SQ_V_SAD_HI_U8 0x15B
#define V_008DFC_SQ_V_SAD_U16 0x15C
#define V_008DFC_SQ_V_SAD_U32 0x15D
#define V_008DFC_SQ_V_CVT_PK_U8_F32 0x15E
#define V_008DFC_SQ_V_DIV_FIXUP_F32 0x15F
#define V_008DFC_SQ_V_DIV_FIXUP_F64 0x160
#define V_008DFC_SQ_V_LSHL_B64 0x161
#define V_008DFC_SQ_V_LSHR_B64 0x162
#define V_008DFC_SQ_V_ASHR_I64 0x163
#define V_008DFC_SQ_V_ADD_F64 0x164
#define V_008DFC_SQ_V_MUL_F64 0x165
#define V_008DFC_SQ_V_MIN_F64 0x166
#define V_008DFC_SQ_V_MAX_F64 0x167
#define V_008DFC_SQ_V_LDEXP_F64 0x168
#define V_008DFC_SQ_V_MUL_LO_U32 0x169
#define V_008DFC_SQ_V_MUL_HI_U32 0x16A
#define V_008DFC_SQ_V_MUL_LO_I32 0x16B
#define V_008DFC_SQ_V_MUL_HI_I32 0x16C
#define V_008DFC_SQ_V_DIV_SCALE_F32 0x16D
#define V_008DFC_SQ_V_DIV_SCALE_F64 0x16E
#define V_008DFC_SQ_V_DIV_FMAS_F32 0x16F
#define V_008DFC_SQ_V_DIV_FMAS_F64 0x170
#define V_008DFC_SQ_V_MSAD_U8 0x171
#define V_008DFC_SQ_V_QSAD_U8 0x172
#define V_008DFC_SQ_V_MQSAD_U8 0x173
#define V_008DFC_SQ_V_TRIG_PREOP_F64 0x174
/* CIK */
#define V_008DFC_SQ_V_MQSAD_U32_U8 0x175
#define V_008DFC_SQ_V_MAD_U64_U32 0x176
#define V_008DFC_SQ_V_MAD_I64_I32 0x177
/* */
#define V_008DFC_SQ_V_OP1_OFFSET 0x180
#define S_008DFC_ENCODING(x) (((x) & 0x3F) << 26)
#define G_008DFC_ENCODING(x) (((x) >> 26) & 0x3F)
#define C_008DFC_ENCODING 0x03FFFFFF
#define V_008DFC_SQ_ENC_VOP3_FIELD 0x34
#define R_008DFC_SQ_VOP2 0x008DFC
#define S_008DFC_SRC0(x) (((x) & 0x1FF) << 0)
#define G_008DFC_SRC0(x) (((x) >> 0) & 0x1FF)
#define C_008DFC_SRC0 0xFFFFFE00
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define V_008DFC_SQ_M0 0x7C
#define V_008DFC_SQ_EXEC_LO 0x7E
#define V_008DFC_SQ_EXEC_HI 0x7F
#define V_008DFC_SQ_SRC_0 0x80
#define V_008DFC_SQ_SRC_1_INT 0x81
#define V_008DFC_SQ_SRC_2_INT 0x82
#define V_008DFC_SQ_SRC_3_INT 0x83
#define V_008DFC_SQ_SRC_4_INT 0x84
#define V_008DFC_SQ_SRC_5_INT 0x85
#define V_008DFC_SQ_SRC_6_INT 0x86
#define V_008DFC_SQ_SRC_7_INT 0x87
#define V_008DFC_SQ_SRC_8_INT 0x88
#define V_008DFC_SQ_SRC_9_INT 0x89
#define V_008DFC_SQ_SRC_10_INT 0x8A
#define V_008DFC_SQ_SRC_11_INT 0x8B
#define V_008DFC_SQ_SRC_12_INT 0x8C
#define V_008DFC_SQ_SRC_13_INT 0x8D
#define V_008DFC_SQ_SRC_14_INT 0x8E
#define V_008DFC_SQ_SRC_15_INT 0x8F
#define V_008DFC_SQ_SRC_16_INT 0x90
#define V_008DFC_SQ_SRC_17_INT 0x91
#define V_008DFC_SQ_SRC_18_INT 0x92
#define V_008DFC_SQ_SRC_19_INT 0x93
#define V_008DFC_SQ_SRC_20_INT 0x94
#define V_008DFC_SQ_SRC_21_INT 0x95
#define V_008DFC_SQ_SRC_22_INT 0x96
#define V_008DFC_SQ_SRC_23_INT 0x97
#define V_008DFC_SQ_SRC_24_INT 0x98
#define V_008DFC_SQ_SRC_25_INT 0x99
#define V_008DFC_SQ_SRC_26_INT 0x9A
#define V_008DFC_SQ_SRC_27_INT 0x9B
#define V_008DFC_SQ_SRC_28_INT 0x9C
#define V_008DFC_SQ_SRC_29_INT 0x9D
#define V_008DFC_SQ_SRC_30_INT 0x9E
#define V_008DFC_SQ_SRC_31_INT 0x9F
#define V_008DFC_SQ_SRC_32_INT 0xA0
#define V_008DFC_SQ_SRC_33_INT 0xA1
#define V_008DFC_SQ_SRC_34_INT 0xA2
#define V_008DFC_SQ_SRC_35_INT 0xA3
#define V_008DFC_SQ_SRC_36_INT 0xA4
#define V_008DFC_SQ_SRC_37_INT 0xA5
#define V_008DFC_SQ_SRC_38_INT 0xA6
#define V_008DFC_SQ_SRC_39_INT 0xA7
#define V_008DFC_SQ_SRC_40_INT 0xA8
#define V_008DFC_SQ_SRC_41_INT 0xA9
#define V_008DFC_SQ_SRC_42_INT 0xAA
#define V_008DFC_SQ_SRC_43_INT 0xAB
#define V_008DFC_SQ_SRC_44_INT 0xAC
#define V_008DFC_SQ_SRC_45_INT 0xAD
#define V_008DFC_SQ_SRC_46_INT 0xAE
#define V_008DFC_SQ_SRC_47_INT 0xAF
#define V_008DFC_SQ_SRC_48_INT 0xB0
#define V_008DFC_SQ_SRC_49_INT 0xB1
#define V_008DFC_SQ_SRC_50_INT 0xB2
#define V_008DFC_SQ_SRC_51_INT 0xB3
#define V_008DFC_SQ_SRC_52_INT 0xB4
#define V_008DFC_SQ_SRC_53_INT 0xB5
#define V_008DFC_SQ_SRC_54_INT 0xB6
#define V_008DFC_SQ_SRC_55_INT 0xB7
#define V_008DFC_SQ_SRC_56_INT 0xB8
#define V_008DFC_SQ_SRC_57_INT 0xB9
#define V_008DFC_SQ_SRC_58_INT 0xBA
#define V_008DFC_SQ_SRC_59_INT 0xBB
#define V_008DFC_SQ_SRC_60_INT 0xBC
#define V_008DFC_SQ_SRC_61_INT 0xBD
#define V_008DFC_SQ_SRC_62_INT 0xBE
#define V_008DFC_SQ_SRC_63_INT 0xBF
#define V_008DFC_SQ_SRC_64_INT 0xC0
#define V_008DFC_SQ_SRC_M_1_INT 0xC1
#define V_008DFC_SQ_SRC_M_2_INT 0xC2
#define V_008DFC_SQ_SRC_M_3_INT 0xC3
#define V_008DFC_SQ_SRC_M_4_INT 0xC4
#define V_008DFC_SQ_SRC_M_5_INT 0xC5
#define V_008DFC_SQ_SRC_M_6_INT 0xC6
#define V_008DFC_SQ_SRC_M_7_INT 0xC7
#define V_008DFC_SQ_SRC_M_8_INT 0xC8
#define V_008DFC_SQ_SRC_M_9_INT 0xC9
#define V_008DFC_SQ_SRC_M_10_INT 0xCA
#define V_008DFC_SQ_SRC_M_11_INT 0xCB
#define V_008DFC_SQ_SRC_M_12_INT 0xCC
#define V_008DFC_SQ_SRC_M_13_INT 0xCD
#define V_008DFC_SQ_SRC_M_14_INT 0xCE
#define V_008DFC_SQ_SRC_M_15_INT 0xCF
#define V_008DFC_SQ_SRC_M_16_INT 0xD0
#define V_008DFC_SQ_SRC_0_5 0xF0
#define V_008DFC_SQ_SRC_M_0_5 0xF1
#define V_008DFC_SQ_SRC_1 0xF2
#define V_008DFC_SQ_SRC_M_1 0xF3
#define V_008DFC_SQ_SRC_2 0xF4
#define V_008DFC_SQ_SRC_M_2 0xF5
#define V_008DFC_SQ_SRC_4 0xF6
#define V_008DFC_SQ_SRC_M_4 0xF7
#define V_008DFC_SQ_SRC_VCCZ 0xFB
#define V_008DFC_SQ_SRC_EXECZ 0xFC
#define V_008DFC_SQ_SRC_SCC 0xFD
#define V_008DFC_SQ_SRC_LDS_DIRECT 0xFE
#define V_008DFC_SQ_SRC_VGPR 0x100
#define S_008DFC_VSRC1(x) (((x) & 0xFF) << 9)
#define G_008DFC_VSRC1(x) (((x) >> 9) & 0xFF)
#define C_008DFC_VSRC1 0xFFFE01FF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_VDST(x) (((x) & 0xFF) << 17)
#define G_008DFC_VDST(x) (((x) >> 17) & 0xFF)
#define C_008DFC_VDST 0xFE01FFFF
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_OP(x) (((x) & 0x3F) << 25)
#define G_008DFC_OP(x) (((x) >> 25) & 0x3F)
#define C_008DFC_OP 0x81FFFFFF
#define V_008DFC_SQ_V_CNDMASK_B32 0x00
#define V_008DFC_SQ_V_READLANE_B32 0x01
#define V_008DFC_SQ_V_WRITELANE_B32 0x02
#define V_008DFC_SQ_V_ADD_F32 0x03
#define V_008DFC_SQ_V_SUB_F32 0x04
#define V_008DFC_SQ_V_SUBREV_F32 0x05
#define V_008DFC_SQ_V_MAC_LEGACY_F32 0x06
#define V_008DFC_SQ_V_MUL_LEGACY_F32 0x07
#define V_008DFC_SQ_V_MUL_F32 0x08
#define V_008DFC_SQ_V_MUL_I32_I24 0x09
#define V_008DFC_SQ_V_MUL_HI_I32_I24 0x0A
#define V_008DFC_SQ_V_MUL_U32_U24 0x0B
#define V_008DFC_SQ_V_MUL_HI_U32_U24 0x0C
#define V_008DFC_SQ_V_MIN_LEGACY_F32 0x0D
#define V_008DFC_SQ_V_MAX_LEGACY_F32 0x0E
#define V_008DFC_SQ_V_MIN_F32 0x0F
#define V_008DFC_SQ_V_MAX_F32 0x10
#define V_008DFC_SQ_V_MIN_I32 0x11
#define V_008DFC_SQ_V_MAX_I32 0x12
#define V_008DFC_SQ_V_MIN_U32 0x13
#define V_008DFC_SQ_V_MAX_U32 0x14
#define V_008DFC_SQ_V_LSHR_B32 0x15
#define V_008DFC_SQ_V_LSHRREV_B32 0x16
#define V_008DFC_SQ_V_ASHR_I32 0x17
#define V_008DFC_SQ_V_ASHRREV_I32 0x18
#define V_008DFC_SQ_V_LSHL_B32 0x19
#define V_008DFC_SQ_V_LSHLREV_B32 0x1A
#define V_008DFC_SQ_V_AND_B32 0x1B
#define V_008DFC_SQ_V_OR_B32 0x1C
#define V_008DFC_SQ_V_XOR_B32 0x1D
#define V_008DFC_SQ_V_BFM_B32 0x1E
#define V_008DFC_SQ_V_MAC_F32 0x1F
#define V_008DFC_SQ_V_MADMK_F32 0x20
#define V_008DFC_SQ_V_MADAK_F32 0x21
#define V_008DFC_SQ_V_BCNT_U32_B32 0x22
#define V_008DFC_SQ_V_MBCNT_LO_U32_B32 0x23
#define V_008DFC_SQ_V_MBCNT_HI_U32_B32 0x24
#define V_008DFC_SQ_V_ADD_I32 0x25
#define V_008DFC_SQ_V_SUB_I32 0x26
#define V_008DFC_SQ_V_SUBREV_I32 0x27
#define V_008DFC_SQ_V_ADDC_U32 0x28
#define V_008DFC_SQ_V_SUBB_U32 0x29
#define V_008DFC_SQ_V_SUBBREV_U32 0x2A
#define V_008DFC_SQ_V_LDEXP_F32 0x2B
#define V_008DFC_SQ_V_CVT_PKACCUM_U8_F32 0x2C
#define V_008DFC_SQ_V_CVT_PKNORM_I16_F32 0x2D
#define V_008DFC_SQ_V_CVT_PKNORM_U16_F32 0x2E
#define V_008DFC_SQ_V_CVT_PKRTZ_F16_F32 0x2F
#define V_008DFC_SQ_V_CVT_PK_U16_U32 0x30
#define V_008DFC_SQ_V_CVT_PK_I16_I32 0x31
#define S_008DFC_ENCODING(x) (((x) & 0x1) << 31)
#define G_008DFC_ENCODING(x) (((x) >> 31) & 0x1)
#define C_008DFC_ENCODING 0x7FFFFFFF
#define R_008DFC_SQ_VOP3_0_SDST_ENC 0x008DFC
#define S_008DFC_VDST(x) (((x) & 0xFF) << 0)
#define G_008DFC_VDST(x) (((x) >> 0) & 0xFF)
#define C_008DFC_VDST 0xFFFFFF00
#define V_008DFC_SQ_VGPR 0x00
#define S_008DFC_SDST(x) (((x) & 0x7F) << 8)
#define G_008DFC_SDST(x) (((x) >> 8) & 0x7F)
#define C_008DFC_SDST 0xFFFF80FF
#define V_008DFC_SQ_SGPR 0x00
/* CIK */
#define V_008DFC_SQ_FLAT_SCRATCH_LO 0x68
#define V_008DFC_SQ_FLAT_SCRATCH_HI 0x69
/* */
#define V_008DFC_SQ_VCC_LO 0x6A
#define V_008DFC_SQ_VCC_HI 0x6B
#define V_008DFC_SQ_TBA_LO 0x6C
#define V_008DFC_SQ_TBA_HI 0x6D
#define V_008DFC_SQ_TMA_LO 0x6E
#define V_008DFC_SQ_TMA_HI 0x6F
#define V_008DFC_SQ_TTMP0 0x70
#define V_008DFC_SQ_TTMP1 0x71
#define V_008DFC_SQ_TTMP2 0x72
#define V_008DFC_SQ_TTMP3 0x73
#define V_008DFC_SQ_TTMP4 0x74
#define V_008DFC_SQ_TTMP5 0x75
#define V_008DFC_SQ_TTMP6 0x76
#define V_008DFC_SQ_TTMP7 0x77
#define V_008DFC_SQ_TTMP8 0x78
#define V_008DFC_SQ_TTMP9 0x79
#define V_008DFC_SQ_TTMP10 0x7A
#define V_008DFC_SQ_TTMP11 0x7B
#define S_008DFC_OP(x) (((x) & 0x1FF) << 17)
#define G_008DFC_OP(x) (((x) >> 17) & 0x1FF)
#define C_008DFC_OP 0xFC01FFFF
#define V_008DFC_SQ_V_OPC_OFFSET 0x00
#define V_008DFC_SQ_V_OP2_OFFSET 0x100
#define V_008DFC_SQ_V_MAD_LEGACY_F32 0x140
#define V_008DFC_SQ_V_MAD_F32 0x141
#define V_008DFC_SQ_V_MAD_I32_I24 0x142
#define V_008DFC_SQ_V_MAD_U32_U24 0x143
#define V_008DFC_SQ_V_CUBEID_F32 0x144
#define V_008DFC_SQ_V_CUBESC_F32 0x145
#define V_008DFC_SQ_V_CUBETC_F32 0x146
#define V_008DFC_SQ_V_CUBEMA_F32 0x147
#define V_008DFC_SQ_V_BFE_U32 0x148
#define V_008DFC_SQ_V_BFE_I32 0x149
#define V_008DFC_SQ_V_BFI_B32 0x14A
#define V_008DFC_SQ_V_FMA_F32 0x14B
#define V_008DFC_SQ_V_FMA_F64 0x14C
#define V_008DFC_SQ_V_LERP_U8 0x14D
#define V_008DFC_SQ_V_ALIGNBIT_B32 0x14E
#define V_008DFC_SQ_V_ALIGNBYTE_B32 0x14F
#define V_008DFC_SQ_V_MULLIT_F32 0x150
#define V_008DFC_SQ_V_MIN3_F32 0x151
#define V_008DFC_SQ_V_MIN3_I32 0x152
#define V_008DFC_SQ_V_MIN3_U32 0x153
#define V_008DFC_SQ_V_MAX3_F32 0x154
#define V_008DFC_SQ_V_MAX3_I32 0x155
#define V_008DFC_SQ_V_MAX3_U32 0x156
#define V_008DFC_SQ_V_MED3_F32 0x157
#define V_008DFC_SQ_V_MED3_I32 0x158
#define V_008DFC_SQ_V_MED3_U32 0x159
#define V_008DFC_SQ_V_SAD_U8 0x15A
#define V_008DFC_SQ_V_SAD_HI_U8 0x15B
#define V_008DFC_SQ_V_SAD_U16 0x15C
#define V_008DFC_SQ_V_SAD_U32 0x15D
#define V_008DFC_SQ_V_CVT_PK_U8_F32 0x15E
#define V_008DFC_SQ_V_DIV_FIXUP_F32 0x15F
#define V_008DFC_SQ_V_DIV_FIXUP_F64 0x160
#define V_008DFC_SQ_V_LSHL_B64 0x161
#define V_008DFC_SQ_V_LSHR_B64 0x162
#define V_008DFC_SQ_V_ASHR_I64 0x163
#define V_008DFC_SQ_V_ADD_F64 0x164
#define V_008DFC_SQ_V_MUL_F64 0x165
#define V_008DFC_SQ_V_MIN_F64 0x166
#define V_008DFC_SQ_V_MAX_F64 0x167
#define V_008DFC_SQ_V_LDEXP_F64 0x168
#define V_008DFC_SQ_V_MUL_LO_U32 0x169
#define V_008DFC_SQ_V_MUL_HI_U32 0x16A
#define V_008DFC_SQ_V_MUL_LO_I32 0x16B
#define V_008DFC_SQ_V_MUL_HI_I32 0x16C
#define V_008DFC_SQ_V_DIV_SCALE_F32 0x16D
#define V_008DFC_SQ_V_DIV_SCALE_F64 0x16E
#define V_008DFC_SQ_V_DIV_FMAS_F32 0x16F
#define V_008DFC_SQ_V_DIV_FMAS_F64 0x170
#define V_008DFC_SQ_V_MSAD_U8 0x171
#define V_008DFC_SQ_V_QSAD_U8 0x172
#define V_008DFC_SQ_V_MQSAD_U8 0x173
#define V_008DFC_SQ_V_TRIG_PREOP_F64 0x174
/* CIK */
#define V_008DFC_SQ_V_MQSAD_U32_U8 0x175
#define V_008DFC_SQ_V_MAD_U64_U32 0x176
#define V_008DFC_SQ_V_MAD_I64_I32 0x177
/* */
#define V_008DFC_SQ_V_OP1_OFFSET 0x180
#define S_008DFC_ENCODING(x) (((x) & 0x3F) << 26)
#define G_008DFC_ENCODING(x) (((x) >> 26) & 0x3F)
#define C_008DFC_ENCODING 0x03FFFFFF
#define V_008DFC_SQ_ENC_VOP3_FIELD 0x34
#define R_008DFC_SQ_MUBUF_0 0x008DFC
#define S_008DFC_OFFSET(x) (((x) & 0xFFF) << 0)
#define G_008DFC_OFFSET(x) (((x) >> 0) & 0xFFF)
#define C_008DFC_OFFSET 0xFFFFF000
#define S_008DFC_OFFEN(x) (((x) & 0x1) << 12)
#define G_008DFC_OFFEN(x) (((x) >> 12) & 0x1)
#define C_008DFC_OFFEN 0xFFFFEFFF
#define S_008DFC_IDXEN(x) (((x) & 0x1) << 13)
#define G_008DFC_IDXEN(x) (((x) >> 13) & 0x1)
#define C_008DFC_IDXEN 0xFFFFDFFF
#define S_008DFC_GLC(x) (((x) & 0x1) << 14)
#define G_008DFC_GLC(x) (((x) >> 14) & 0x1)
#define C_008DFC_GLC 0xFFFFBFFF
#define S_008DFC_ADDR64(x) (((x) & 0x1) << 15)
#define G_008DFC_ADDR64(x) (((x) >> 15) & 0x1)
#define C_008DFC_ADDR64 0xFFFF7FFF
#define S_008DFC_LDS(x) (((x) & 0x1) << 16)
#define G_008DFC_LDS(x) (((x) >> 16) & 0x1)
#define C_008DFC_LDS 0xFFFEFFFF
#define S_008DFC_OP(x) (((x) & 0x7F) << 18)
#define G_008DFC_OP(x) (((x) >> 18) & 0x7F)
#define C_008DFC_OP 0xFE03FFFF
#define V_008DFC_SQ_BUFFER_LOAD_FORMAT_X 0x00
#define V_008DFC_SQ_BUFFER_LOAD_FORMAT_XY 0x01
#define V_008DFC_SQ_BUFFER_LOAD_FORMAT_XYZ 0x02
#define V_008DFC_SQ_BUFFER_LOAD_FORMAT_XYZW 0x03
#define V_008DFC_SQ_BUFFER_STORE_FORMAT_X 0x04
#define V_008DFC_SQ_BUFFER_STORE_FORMAT_XY 0x05
#define V_008DFC_SQ_BUFFER_STORE_FORMAT_XYZ 0x06
#define V_008DFC_SQ_BUFFER_STORE_FORMAT_XYZW 0x07
#define V_008DFC_SQ_BUFFER_LOAD_UBYTE 0x08
#define V_008DFC_SQ_BUFFER_LOAD_SBYTE 0x09
#define V_008DFC_SQ_BUFFER_LOAD_USHORT 0x0A
#define V_008DFC_SQ_BUFFER_LOAD_SSHORT 0x0B
#define V_008DFC_SQ_BUFFER_LOAD_DWORD 0x0C
#define V_008DFC_SQ_BUFFER_LOAD_DWORDX2 0x0D
#define V_008DFC_SQ_BUFFER_LOAD_DWORDX4 0x0E
/* CIK */
#define V_008DFC_SQ_BUFFER_LOAD_DWORDX3 0x0F
/* */
#define V_008DFC_SQ_BUFFER_STORE_BYTE 0x18
#define V_008DFC_SQ_BUFFER_STORE_SHORT 0x1A
#define V_008DFC_SQ_BUFFER_STORE_DWORD 0x1C
#define V_008DFC_SQ_BUFFER_STORE_DWORDX2 0x1D
#define V_008DFC_SQ_BUFFER_STORE_DWORDX4 0x1E
/* CIK */
#define V_008DFC_SQ_BUFFER_STORE_DWORDX3 0x1F
/* */
#define V_008DFC_SQ_BUFFER_ATOMIC_SWAP 0x30
#define V_008DFC_SQ_BUFFER_ATOMIC_CMPSWAP 0x31
#define V_008DFC_SQ_BUFFER_ATOMIC_ADD 0x32
#define V_008DFC_SQ_BUFFER_ATOMIC_SUB 0x33
#define V_008DFC_SQ_BUFFER_ATOMIC_RSUB 0x34 /* not on CIK */
#define V_008DFC_SQ_BUFFER_ATOMIC_SMIN 0x35
#define V_008DFC_SQ_BUFFER_ATOMIC_UMIN 0x36
#define V_008DFC_SQ_BUFFER_ATOMIC_SMAX 0x37
#define V_008DFC_SQ_BUFFER_ATOMIC_UMAX 0x38
#define V_008DFC_SQ_BUFFER_ATOMIC_AND 0x39
#define V_008DFC_SQ_BUFFER_ATOMIC_OR 0x3A
#define V_008DFC_SQ_BUFFER_ATOMIC_XOR 0x3B
#define V_008DFC_SQ_BUFFER_ATOMIC_INC 0x3C
#define V_008DFC_SQ_BUFFER_ATOMIC_DEC 0x3D
#define V_008DFC_SQ_BUFFER_ATOMIC_FCMPSWAP 0x3E
#define V_008DFC_SQ_BUFFER_ATOMIC_FMIN 0x3F
#define V_008DFC_SQ_BUFFER_ATOMIC_FMAX 0x40
#define V_008DFC_SQ_BUFFER_ATOMIC_SWAP_X2 0x50
#define V_008DFC_SQ_BUFFER_ATOMIC_CMPSWAP_X2 0x51
#define V_008DFC_SQ_BUFFER_ATOMIC_ADD_X2 0x52
#define V_008DFC_SQ_BUFFER_ATOMIC_SUB_X2 0x53
#define V_008DFC_SQ_BUFFER_ATOMIC_RSUB_X2 0x54 /* not on CIK */
#define V_008DFC_SQ_BUFFER_ATOMIC_SMIN_X2 0x55
#define V_008DFC_SQ_BUFFER_ATOMIC_UMIN_X2 0x56
#define V_008DFC_SQ_BUFFER_ATOMIC_SMAX_X2 0x57
#define V_008DFC_SQ_BUFFER_ATOMIC_UMAX_X2 0x58
#define V_008DFC_SQ_BUFFER_ATOMIC_AND_X2 0x59
#define V_008DFC_SQ_BUFFER_ATOMIC_OR_X2 0x5A
#define V_008DFC_SQ_BUFFER_ATOMIC_XOR_X2 0x5B
#define V_008DFC_SQ_BUFFER_ATOMIC_INC_X2 0x5C
#define V_008DFC_SQ_BUFFER_ATOMIC_DEC_X2 0x5D
#define V_008DFC_SQ_BUFFER_ATOMIC_FCMPSWAP_X2 0x5E
#define V_008DFC_SQ_BUFFER_ATOMIC_FMIN_X2 0x5F
#define V_008DFC_SQ_BUFFER_ATOMIC_FMAX_X2 0x60
#define V_008DFC_SQ_BUFFER_WBINVL1_SC 0x70
/* CIK */
#define V_008DFC_SQ_BUFFER_WBINVL1_VOL 0x70
/* */
#define V_008DFC_SQ_BUFFER_WBINVL1 0x71
#define S_008DFC_ENCODING(x) (((x) & 0x3F) << 26)
#define G_008DFC_ENCODING(x) (((x) >> 26) & 0x3F)
#define C_008DFC_ENCODING 0x03FFFFFF
#define V_008DFC_SQ_ENC_MUBUF_FIELD 0x38
#endif
#define R_030E00_TA_CS_BC_BASE_ADDR 0x030E00
#define R_030E04_TA_CS_BC_BASE_ADDR_HI 0x030E04
#define S_030E04_ADDRESS(x) (((x) & 0xFF) << 0)
#define G_030E04_ADDRESS(x) (((x) >> 0) & 0xFF)
#define C_030E04_ADDRESS 0xFFFFFF00
#define R_030F00_DB_OCCLUSION_COUNT0_LOW 0x030F00
#define R_008F00_SQ_BUF_RSRC_WORD0 0x008F00
#define R_030F04_DB_OCCLUSION_COUNT0_HI 0x030F04
#define S_030F04_COUNT_HI(x) (((x) & 0x7FFFFFFF) << 0)
#define G_030F04_COUNT_HI(x) (((x) >> 0) & 0x7FFFFFFF)
#define C_030F04_COUNT_HI 0x80000000
#define R_008F04_SQ_BUF_RSRC_WORD1 0x008F04
#define S_008F04_BASE_ADDRESS_HI(x) (((x) & 0xFFFF) << 0)
#define G_008F04_BASE_ADDRESS_HI(x) (((x) >> 0) & 0xFFFF)
#define C_008F04_BASE_ADDRESS_HI 0xFFFF0000
#define S_008F04_STRIDE(x) (((x) & 0x3FFF) << 16)
#define G_008F04_STRIDE(x) (((x) >> 16) & 0x3FFF)
#define C_008F04_STRIDE 0xC000FFFF
#define S_008F04_CACHE_SWIZZLE(x) (((x) & 0x1) << 30)
#define G_008F04_CACHE_SWIZZLE(x) (((x) >> 30) & 0x1)
#define C_008F04_CACHE_SWIZZLE 0xBFFFFFFF
#define S_008F04_SWIZZLE_ENABLE(x) (((x) & 0x1) << 31)
#define G_008F04_SWIZZLE_ENABLE(x) (((x) >> 31) & 0x1)
#define C_008F04_SWIZZLE_ENABLE 0x7FFFFFFF
#define R_030F08_DB_OCCLUSION_COUNT1_LOW 0x030F08
#define R_008F08_SQ_BUF_RSRC_WORD2 0x008F08
#define R_030F0C_DB_OCCLUSION_COUNT1_HI 0x030F0C
#define S_030F0C_COUNT_HI(x) (((x) & 0x7FFFFFFF) << 0)
#define G_030F0C_COUNT_HI(x) (((x) >> 0) & 0x7FFFFFFF)
#define C_030F0C_COUNT_HI 0x80000000
#define R_008F0C_SQ_BUF_RSRC_WORD3 0x008F0C
#define S_008F0C_DST_SEL_X(x) (((x) & 0x07) << 0)
#define G_008F0C_DST_SEL_X(x) (((x) >> 0) & 0x07)
#define C_008F0C_DST_SEL_X 0xFFFFFFF8
#define V_008F0C_SQ_SEL_0 0x00
#define V_008F0C_SQ_SEL_1 0x01
#define V_008F0C_SQ_SEL_RESERVED_0 0x02
#define V_008F0C_SQ_SEL_RESERVED_1 0x03
#define V_008F0C_SQ_SEL_X 0x04
#define V_008F0C_SQ_SEL_Y 0x05
#define V_008F0C_SQ_SEL_Z 0x06
#define V_008F0C_SQ_SEL_W 0x07
#define S_008F0C_DST_SEL_Y(x) (((x) & 0x07) << 3)
#define G_008F0C_DST_SEL_Y(x) (((x) >> 3) & 0x07)
#define C_008F0C_DST_SEL_Y 0xFFFFFFC7
#define V_008F0C_SQ_SEL_0 0x00
#define V_008F0C_SQ_SEL_1 0x01
#define V_008F0C_SQ_SEL_RESERVED_0 0x02
#define V_008F0C_SQ_SEL_RESERVED_1 0x03
#define V_008F0C_SQ_SEL_X 0x04
#define V_008F0C_SQ_SEL_Y 0x05
#define V_008F0C_SQ_SEL_Z 0x06
#define V_008F0C_SQ_SEL_W 0x07
#define S_008F0C_DST_SEL_Z(x) (((x) & 0x07) << 6)
#define G_008F0C_DST_SEL_Z(x) (((x) >> 6) & 0x07)
#define C_008F0C_DST_SEL_Z 0xFFFFFE3F
#define V_008F0C_SQ_SEL_0 0x00
#define V_008F0C_SQ_SEL_1 0x01
#define V_008F0C_SQ_SEL_RESERVED_0 0x02
#define V_008F0C_SQ_SEL_RESERVED_1 0x03
#define V_008F0C_SQ_SEL_X 0x04
#define V_008F0C_SQ_SEL_Y 0x05
#define V_008F0C_SQ_SEL_Z 0x06
#define V_008F0C_SQ_SEL_W 0x07
#define S_008F0C_DST_SEL_W(x) (((x) & 0x07) << 9)
#define G_008F0C_DST_SEL_W(x) (((x) >> 9) & 0x07)
#define C_008F0C_DST_SEL_W 0xFFFFF1FF
#define V_008F0C_SQ_SEL_0 0x00
#define V_008F0C_SQ_SEL_1 0x01
#define V_008F0C_SQ_SEL_RESERVED_0 0x02
#define V_008F0C_SQ_SEL_RESERVED_1 0x03
#define V_008F0C_SQ_SEL_X 0x04
#define V_008F0C_SQ_SEL_Y 0x05
#define V_008F0C_SQ_SEL_Z 0x06
#define V_008F0C_SQ_SEL_W 0x07
#define S_008F0C_NUM_FORMAT(x) (((x) & 0x07) << 12)
#define G_008F0C_NUM_FORMAT(x) (((x) >> 12) & 0x07)
#define C_008F0C_NUM_FORMAT 0xFFFF8FFF
#define V_008F0C_BUF_NUM_FORMAT_UNORM 0x00
#define V_008F0C_BUF_NUM_FORMAT_SNORM 0x01
#define V_008F0C_BUF_NUM_FORMAT_USCALED 0x02
#define V_008F0C_BUF_NUM_FORMAT_SSCALED 0x03
#define V_008F0C_BUF_NUM_FORMAT_UINT 0x04
#define V_008F0C_BUF_NUM_FORMAT_SINT 0x05
#define V_008F0C_BUF_NUM_FORMAT_SNORM_OGL 0x06
#define V_008F0C_BUF_NUM_FORMAT_FLOAT 0x07
#define S_008F0C_DATA_FORMAT(x) (((x) & 0x0F) << 15)
#define G_008F0C_DATA_FORMAT(x) (((x) >> 15) & 0x0F)
#define C_008F0C_DATA_FORMAT 0xFFF87FFF
#define V_008F0C_BUF_DATA_FORMAT_INVALID 0x00
#define V_008F0C_BUF_DATA_FORMAT_8 0x01
#define V_008F0C_BUF_DATA_FORMAT_16 0x02
#define V_008F0C_BUF_DATA_FORMAT_8_8 0x03
#define V_008F0C_BUF_DATA_FORMAT_32 0x04
#define V_008F0C_BUF_DATA_FORMAT_16_16 0x05
#define V_008F0C_BUF_DATA_FORMAT_10_11_11 0x06
#define V_008F0C_BUF_DATA_FORMAT_11_11_10 0x07
#define V_008F0C_BUF_DATA_FORMAT_10_10_10_2 0x08
#define V_008F0C_BUF_DATA_FORMAT_2_10_10_10 0x09
#define V_008F0C_BUF_DATA_FORMAT_8_8_8_8 0x0A
#define V_008F0C_BUF_DATA_FORMAT_32_32 0x0B
#define V_008F0C_BUF_DATA_FORMAT_16_16_16_16 0x0C
#define V_008F0C_BUF_DATA_FORMAT_32_32_32 0x0D
#define V_008F0C_BUF_DATA_FORMAT_32_32_32_32 0x0E
#define V_008F0C_BUF_DATA_FORMAT_RESERVED_15 0x0F
#define S_008F0C_ELEMENT_SIZE(x) (((x) & 0x03) << 19)
#define G_008F0C_ELEMENT_SIZE(x) (((x) >> 19) & 0x03)
#define C_008F0C_ELEMENT_SIZE 0xFFE7FFFF
#define S_008F0C_INDEX_STRIDE(x) (((x) & 0x03) << 21)
#define G_008F0C_INDEX_STRIDE(x) (((x) >> 21) & 0x03)
#define C_008F0C_INDEX_STRIDE 0xFF9FFFFF
#define S_008F0C_ADD_TID_ENABLE(x) (((x) & 0x1) << 23)
#define G_008F0C_ADD_TID_ENABLE(x) (((x) >> 23) & 0x1)
#define C_008F0C_ADD_TID_ENABLE 0xFF7FFFFF
/* CIK */
#define S_008F0C_ATC(x) (((x) & 0x1) << 24)
#define G_008F0C_ATC(x) (((x) >> 24) & 0x1)
#define C_008F0C_ATC 0xFEFFFFFF
/* */
#define S_008F0C_HASH_ENABLE(x) (((x) & 0x1) << 25)
#define G_008F0C_HASH_ENABLE(x) (((x) >> 25) & 0x1)
#define C_008F0C_HASH_ENABLE 0xFDFFFFFF
#define S_008F0C_HEAP(x) (((x) & 0x1) << 26)
#define G_008F0C_HEAP(x) (((x) >> 26) & 0x1)
#define C_008F0C_HEAP 0xFBFFFFFF
/* CIK */
#define S_008F0C_MTYPE(x) (((x) & 0x07) << 27)
#define G_008F0C_MTYPE(x) (((x) >> 27) & 0x07)
#define C_008F0C_MTYPE 0xC7FFFFFF
/* */
#define S_008F0C_TYPE(x) (((x) & 0x03) << 30)
#define G_008F0C_TYPE(x) (((x) >> 30) & 0x03)
#define C_008F0C_TYPE 0x3FFFFFFF
#define V_008F0C_SQ_RSRC_BUF 0x00
#define V_008F0C_SQ_RSRC_BUF_RSVD_1 0x01
#define V_008F0C_SQ_RSRC_BUF_RSVD_2 0x02
#define V_008F0C_SQ_RSRC_BUF_RSVD_3 0x03
#define R_030F10_DB_OCCLUSION_COUNT2_LOW 0x030F10
#define R_008F10_SQ_IMG_RSRC_WORD0 0x008F10
#define R_030F14_DB_OCCLUSION_COUNT2_HI 0x030F14
#define S_030F14_COUNT_HI(x) (((x) & 0x7FFFFFFF) << 0)
#define G_030F14_COUNT_HI(x) (((x) >> 0) & 0x7FFFFFFF)
#define C_030F14_COUNT_HI 0x80000000
#define R_008F14_SQ_IMG_RSRC_WORD1 0x008F14
#define S_008F14_BASE_ADDRESS_HI(x) (((x) & 0xFF) << 0)
#define G_008F14_BASE_ADDRESS_HI(x) (((x) >> 0) & 0xFF)
#define C_008F14_BASE_ADDRESS_HI 0xFFFFFF00
#define S_008F14_MIN_LOD(x) (((x) & 0xFFF) << 8)
#define G_008F14_MIN_LOD(x) (((x) >> 8) & 0xFFF)
#define C_008F14_MIN_LOD 0xFFF000FF
#define S_008F14_DATA_FORMAT(x) (((x) & 0x3F) << 20)
#define G_008F14_DATA_FORMAT(x) (((x) >> 20) & 0x3F)
#define C_008F14_DATA_FORMAT 0xFC0FFFFF
#define V_008F14_IMG_DATA_FORMAT_INVALID 0x00
#define V_008F14_IMG_DATA_FORMAT_8 0x01
#define V_008F14_IMG_DATA_FORMAT_16 0x02
#define V_008F14_IMG_DATA_FORMAT_8_8 0x03
#define V_008F14_IMG_DATA_FORMAT_32 0x04
#define V_008F14_IMG_DATA_FORMAT_16_16 0x05
#define V_008F14_IMG_DATA_FORMAT_10_11_11 0x06
#define V_008F14_IMG_DATA_FORMAT_11_11_10 0x07
#define V_008F14_IMG_DATA_FORMAT_10_10_10_2 0x08
#define V_008F14_IMG_DATA_FORMAT_2_10_10_10 0x09
#define V_008F14_IMG_DATA_FORMAT_8_8_8_8 0x0A
#define V_008F14_IMG_DATA_FORMAT_32_32 0x0B
#define V_008F14_IMG_DATA_FORMAT_16_16_16_16 0x0C
#define V_008F14_IMG_DATA_FORMAT_32_32_32 0x0D
#define V_008F14_IMG_DATA_FORMAT_32_32_32_32 0x0E
#define V_008F14_IMG_DATA_FORMAT_RESERVED_15 0x0F
#define V_008F14_IMG_DATA_FORMAT_5_6_5 0x10
#define V_008F14_IMG_DATA_FORMAT_1_5_5_5 0x11
#define V_008F14_IMG_DATA_FORMAT_5_5_5_1 0x12
#define V_008F14_IMG_DATA_FORMAT_4_4_4_4 0x13
#define V_008F14_IMG_DATA_FORMAT_8_24 0x14
#define V_008F14_IMG_DATA_FORMAT_24_8 0x15
#define V_008F14_IMG_DATA_FORMAT_X24_8_32 0x16
#define V_008F14_IMG_DATA_FORMAT_RESERVED_23 0x17
#define V_008F14_IMG_DATA_FORMAT_RESERVED_24 0x18
#define V_008F14_IMG_DATA_FORMAT_RESERVED_25 0x19
#define V_008F14_IMG_DATA_FORMAT_RESERVED_26 0x1A
#define V_008F14_IMG_DATA_FORMAT_RESERVED_27 0x1B
#define V_008F14_IMG_DATA_FORMAT_RESERVED_28 0x1C
#define V_008F14_IMG_DATA_FORMAT_RESERVED_29 0x1D
#define V_008F14_IMG_DATA_FORMAT_RESERVED_30 0x1E
#define V_008F14_IMG_DATA_FORMAT_RESERVED_31 0x1F
#define V_008F14_IMG_DATA_FORMAT_GB_GR 0x20
#define V_008F14_IMG_DATA_FORMAT_BG_RG 0x21
#define V_008F14_IMG_DATA_FORMAT_5_9_9_9 0x22
#define V_008F14_IMG_DATA_FORMAT_BC1 0x23
#define V_008F14_IMG_DATA_FORMAT_BC2 0x24
#define V_008F14_IMG_DATA_FORMAT_BC3 0x25
#define V_008F14_IMG_DATA_FORMAT_BC4 0x26
#define V_008F14_IMG_DATA_FORMAT_BC5 0x27
#define V_008F14_IMG_DATA_FORMAT_BC6 0x28
#define V_008F14_IMG_DATA_FORMAT_BC7 0x29
#define V_008F14_IMG_DATA_FORMAT_RESERVED_42 0x2A
#define V_008F14_IMG_DATA_FORMAT_RESERVED_43 0x2B
#define V_008F14_IMG_DATA_FORMAT_FMASK8_S2_F1 0x2C
#define V_008F14_IMG_DATA_FORMAT_FMASK8_S4_F1 0x2D
#define V_008F14_IMG_DATA_FORMAT_FMASK8_S8_F1 0x2E
#define V_008F14_IMG_DATA_FORMAT_FMASK8_S2_F2 0x2F
#define V_008F14_IMG_DATA_FORMAT_FMASK8_S4_F2 0x30
#define V_008F14_IMG_DATA_FORMAT_FMASK8_S4_F4 0x31
#define V_008F14_IMG_DATA_FORMAT_FMASK16_S16_F1 0x32
#define V_008F14_IMG_DATA_FORMAT_FMASK16_S8_F2 0x33
#define V_008F14_IMG_DATA_FORMAT_FMASK32_S16_F2 0x34
#define V_008F14_IMG_DATA_FORMAT_FMASK32_S8_F4 0x35
#define V_008F14_IMG_DATA_FORMAT_FMASK32_S8_F8 0x36
#define V_008F14_IMG_DATA_FORMAT_FMASK64_S16_F4 0x37
#define V_008F14_IMG_DATA_FORMAT_FMASK64_S16_F8 0x38
#define V_008F14_IMG_DATA_FORMAT_4_4 0x39
#define V_008F14_IMG_DATA_FORMAT_6_5_5 0x3A
#define V_008F14_IMG_DATA_FORMAT_1 0x3B
#define V_008F14_IMG_DATA_FORMAT_1_REVERSED 0x3C
#define V_008F14_IMG_DATA_FORMAT_32_AS_8 0x3D
#define V_008F14_IMG_DATA_FORMAT_32_AS_8_8 0x3E
#define V_008F14_IMG_DATA_FORMAT_32_AS_32_32_32_32 0x3F
#define S_008F14_NUM_FORMAT(x) (((x) & 0x0F) << 26)
#define G_008F14_NUM_FORMAT(x) (((x) >> 26) & 0x0F)
#define C_008F14_NUM_FORMAT 0xC3FFFFFF
#define V_008F14_IMG_NUM_FORMAT_UNORM 0x00
#define V_008F14_IMG_NUM_FORMAT_SNORM 0x01
#define V_008F14_IMG_NUM_FORMAT_USCALED 0x02
#define V_008F14_IMG_NUM_FORMAT_SSCALED 0x03
#define V_008F14_IMG_NUM_FORMAT_UINT 0x04
#define V_008F14_IMG_NUM_FORMAT_SINT 0x05
#define V_008F14_IMG_NUM_FORMAT_SNORM_OGL 0x06
#define V_008F14_IMG_NUM_FORMAT_FLOAT 0x07
#define V_008F14_IMG_NUM_FORMAT_RESERVED_8 0x08
#define V_008F14_IMG_NUM_FORMAT_SRGB 0x09
#define V_008F14_IMG_NUM_FORMAT_UBNORM 0x0A
#define V_008F14_IMG_NUM_FORMAT_UBNORM_OGL 0x0B
#define V_008F14_IMG_NUM_FORMAT_UBINT 0x0C
#define V_008F14_IMG_NUM_FORMAT_UBSCALED 0x0D
#define V_008F14_IMG_NUM_FORMAT_RESERVED_14 0x0E
#define V_008F14_IMG_NUM_FORMAT_RESERVED_15 0x0F
/* CIK */
#define S_008F14_MTYPE(x) (((x) & 0x03) << 30)
#define G_008F14_MTYPE(x) (((x) >> 30) & 0x03)
#define C_008F14_MTYPE 0x3FFFFFFF
/* */
#define R_030F18_DB_OCCLUSION_COUNT3_LOW 0x030F18
#define R_008F18_SQ_IMG_RSRC_WORD2 0x008F18
#define S_008F18_WIDTH(x) (((x) & 0x3FFF) << 0)
#define G_008F18_WIDTH(x) (((x) >> 0) & 0x3FFF)
#define C_008F18_WIDTH 0xFFFFC000
#define S_008F18_HEIGHT(x) (((x) & 0x3FFF) << 14)
#define G_008F18_HEIGHT(x) (((x) >> 14) & 0x3FFF)
#define C_008F18_HEIGHT 0xF0003FFF
#define S_008F18_PERF_MOD(x) (((x) & 0x07) << 28)
#define G_008F18_PERF_MOD(x) (((x) >> 28) & 0x07)
#define C_008F18_PERF_MOD 0x8FFFFFFF
#define S_008F18_INTERLACED(x) (((x) & 0x1) << 31)
#define G_008F18_INTERLACED(x) (((x) >> 31) & 0x1)
#define C_008F18_INTERLACED 0x7FFFFFFF
#define R_030F1C_DB_OCCLUSION_COUNT3_HI 0x030F1C
#define S_030F1C_COUNT_HI(x) (((x) & 0x7FFFFFFF) << 0)
#define G_030F1C_COUNT_HI(x) (((x) >> 0) & 0x7FFFFFFF)
#define C_030F1C_COUNT_HI 0x80000000
#define R_008F1C_SQ_IMG_RSRC_WORD3 0x008F1C
#define S_008F1C_DST_SEL_X(x) (((x) & 0x07) << 0)
#define G_008F1C_DST_SEL_X(x) (((x) >> 0) & 0x07)
#define C_008F1C_DST_SEL_X 0xFFFFFFF8
#define V_008F1C_SQ_SEL_0 0x00
#define V_008F1C_SQ_SEL_1 0x01
#define V_008F1C_SQ_SEL_RESERVED_0 0x02
#define V_008F1C_SQ_SEL_RESERVED_1 0x03
#define V_008F1C_SQ_SEL_X 0x04
#define V_008F1C_SQ_SEL_Y 0x05
#define V_008F1C_SQ_SEL_Z 0x06
#define V_008F1C_SQ_SEL_W 0x07
#define S_008F1C_DST_SEL_Y(x) (((x) & 0x07) << 3)
#define G_008F1C_DST_SEL_Y(x) (((x) >> 3) & 0x07)
#define C_008F1C_DST_SEL_Y 0xFFFFFFC7
#define V_008F1C_SQ_SEL_0 0x00
#define V_008F1C_SQ_SEL_1 0x01
#define V_008F1C_SQ_SEL_RESERVED_0 0x02
#define V_008F1C_SQ_SEL_RESERVED_1 0x03
#define V_008F1C_SQ_SEL_X 0x04
#define V_008F1C_SQ_SEL_Y 0x05
#define V_008F1C_SQ_SEL_Z 0x06
#define V_008F1C_SQ_SEL_W 0x07
#define S_008F1C_DST_SEL_Z(x) (((x) & 0x07) << 6)
#define G_008F1C_DST_SEL_Z(x) (((x) >> 6) & 0x07)
#define C_008F1C_DST_SEL_Z 0xFFFFFE3F
#define V_008F1C_SQ_SEL_0 0x00
#define V_008F1C_SQ_SEL_1 0x01
#define V_008F1C_SQ_SEL_RESERVED_0 0x02
#define V_008F1C_SQ_SEL_RESERVED_1 0x03
#define V_008F1C_SQ_SEL_X 0x04
#define V_008F1C_SQ_SEL_Y 0x05
#define V_008F1C_SQ_SEL_Z 0x06
#define V_008F1C_SQ_SEL_W 0x07
#define S_008F1C_DST_SEL_W(x) (((x) & 0x07) << 9)
#define G_008F1C_DST_SEL_W(x) (((x) >> 9) & 0x07)
#define C_008F1C_DST_SEL_W 0xFFFFF1FF
#define V_008F1C_SQ_SEL_0 0x00
#define V_008F1C_SQ_SEL_1 0x01
#define V_008F1C_SQ_SEL_RESERVED_0 0x02
#define V_008F1C_SQ_SEL_RESERVED_1 0x03
#define V_008F1C_SQ_SEL_X 0x04
#define V_008F1C_SQ_SEL_Y 0x05
#define V_008F1C_SQ_SEL_Z 0x06
#define V_008F1C_SQ_SEL_W 0x07
#define S_008F1C_BASE_LEVEL(x) (((x) & 0x0F) << 12)
#define G_008F1C_BASE_LEVEL(x) (((x) >> 12) & 0x0F)
#define C_008F1C_BASE_LEVEL 0xFFFF0FFF
#define S_008F1C_LAST_LEVEL(x) (((x) & 0x0F) << 16)
#define G_008F1C_LAST_LEVEL(x) (((x) >> 16) & 0x0F)
#define C_008F1C_LAST_LEVEL 0xFFF0FFFF
#define S_008F1C_TILING_INDEX(x) (((x) & 0x1F) << 20)
#define G_008F1C_TILING_INDEX(x) (((x) >> 20) & 0x1F)
#define C_008F1C_TILING_INDEX 0xFE0FFFFF
#define S_008F1C_POW2_PAD(x) (((x) & 0x1) << 25)
#define G_008F1C_POW2_PAD(x) (((x) >> 25) & 0x1)
#define C_008F1C_POW2_PAD 0xFDFFFFFF
/* CIK */
#define S_008F1C_MTYPE(x) (((x) & 0x1) << 26)
#define G_008F1C_MTYPE(x) (((x) >> 26) & 0x1)
#define C_008F1C_MTYPE 0xFBFFFFFF
#define S_008F1C_ATC(x) (((x) & 0x1) << 27)
#define G_008F1C_ATC(x) (((x) >> 27) & 0x1)
#define C_008F1C_ATC 0xF7FFFFFF
/* */
#define S_008F1C_TYPE(x) (((x) & 0x0F) << 28)
#define G_008F1C_TYPE(x) (((x) >> 28) & 0x0F)
#define C_008F1C_TYPE 0x0FFFFFFF
#define V_008F1C_SQ_RSRC_IMG_RSVD_0 0x00
#define V_008F1C_SQ_RSRC_IMG_RSVD_1 0x01
#define V_008F1C_SQ_RSRC_IMG_RSVD_2 0x02
#define V_008F1C_SQ_RSRC_IMG_RSVD_3 0x03
#define V_008F1C_SQ_RSRC_IMG_RSVD_4 0x04
#define V_008F1C_SQ_RSRC_IMG_RSVD_5 0x05
#define V_008F1C_SQ_RSRC_IMG_RSVD_6 0x06
#define V_008F1C_SQ_RSRC_IMG_RSVD_7 0x07
#define V_008F1C_SQ_RSRC_IMG_1D 0x08
#define V_008F1C_SQ_RSRC_IMG_2D 0x09
#define V_008F1C_SQ_RSRC_IMG_3D 0x0A
#define V_008F1C_SQ_RSRC_IMG_CUBE 0x0B
#define V_008F1C_SQ_RSRC_IMG_1D_ARRAY 0x0C
#define V_008F1C_SQ_RSRC_IMG_2D_ARRAY 0x0D
#define V_008F1C_SQ_RSRC_IMG_2D_MSAA 0x0E
#define V_008F1C_SQ_RSRC_IMG_2D_MSAA_ARRAY 0x0F
#define R_008F20_SQ_IMG_RSRC_WORD4 0x008F20
#define S_008F20_DEPTH(x) (((x) & 0x1FFF) << 0)
#define G_008F20_DEPTH(x) (((x) >> 0) & 0x1FFF)
#define C_008F20_DEPTH 0xFFFFE000
#define S_008F20_PITCH(x) (((x) & 0x3FFF) << 13)
#define G_008F20_PITCH(x) (((x) >> 13) & 0x3FFF)
#define C_008F20_PITCH 0xF8001FFF
#define R_008F24_SQ_IMG_RSRC_WORD5 0x008F24
#define S_008F24_BASE_ARRAY(x) (((x) & 0x1FFF) << 0)
#define G_008F24_BASE_ARRAY(x) (((x) >> 0) & 0x1FFF)
#define C_008F24_BASE_ARRAY 0xFFFFE000
#define S_008F24_LAST_ARRAY(x) (((x) & 0x1FFF) << 13)
#define G_008F24_LAST_ARRAY(x) (((x) >> 13) & 0x1FFF)
#define C_008F24_LAST_ARRAY 0xFC001FFF
#define R_008F28_SQ_IMG_RSRC_WORD6 0x008F28
#define S_008F28_MIN_LOD_WARN(x) (((x) & 0xFFF) << 0)
#define G_008F28_MIN_LOD_WARN(x) (((x) >> 0) & 0xFFF)
#define C_008F28_MIN_LOD_WARN 0xFFFFF000
/* CIK */
#define S_008F28_COUNTER_BANK_ID(x) (((x) & 0xFF) << 12)
#define G_008F28_COUNTER_BANK_ID(x) (((x) >> 12) & 0xFF)
#define C_008F28_COUNTER_BANK_ID 0xFFF00FFF
#define S_008F28_LOD_HDW_CNT_EN(x) (((x) & 0x1) << 20)
#define G_008F28_LOD_HDW_CNT_EN(x) (((x) >> 20) & 0x1)
#define C_008F28_LOD_HDW_CNT_EN 0xFFEFFFFF
/* */
/* VI */
#define S_008F28_COMPRESSION_EN(x) (((x) & 0x1) << 21)
#define G_008F28_COMPRESSION_EN(x) (((x) >> 21) & 0x1)
#define C_008F28_COMPRESSION_EN 0xFFDFFFFF
#define S_008F28_ALPHA_IS_ON_MSB(x) (((x) & 0x1) << 22)
#define G_008F28_ALPHA_IS_ON_MSB(x) (((x) >> 22) & 0x1)
#define C_008F28_ALPHA_IS_ON_MSB 0xFFBFFFFF
#define S_008F28_COLOR_TRANSFORM(x) (((x) & 0x1) << 23)
#define G_008F28_COLOR_TRANSFORM(x) (((x) >> 23) & 0x1)
#define C_008F28_COLOR_TRANSFORM 0xFF7FFFFF
#define S_008F28_LOST_ALPHA_BITS(x) (((x) & 0x0F) << 24)
#define G_008F28_LOST_ALPHA_BITS(x) (((x) >> 24) & 0x0F)
#define C_008F28_LOST_ALPHA_BITS 0xF0FFFFFF
#define S_008F28_LOST_COLOR_BITS(x) (((x) & 0x0F) << 28)
#define G_008F28_LOST_COLOR_BITS(x) (((x) >> 28) & 0x0F)
#define C_008F28_LOST_COLOR_BITS 0x0FFFFFFF
/* */
#define R_008F2C_SQ_IMG_RSRC_WORD7 0x008F2C
#define R_008F30_SQ_IMG_SAMP_WORD0 0x008F30
#define S_008F30_CLAMP_X(x) (((x) & 0x07) << 0)
#define G_008F30_CLAMP_X(x) (((x) >> 0) & 0x07)
#define C_008F30_CLAMP_X 0xFFFFFFF8
#define V_008F30_SQ_TEX_WRAP 0x00
#define V_008F30_SQ_TEX_MIRROR 0x01
#define V_008F30_SQ_TEX_CLAMP_LAST_TEXEL 0x02
#define V_008F30_SQ_TEX_MIRROR_ONCE_LAST_TEXEL 0x03
#define V_008F30_SQ_TEX_CLAMP_HALF_BORDER 0x04
#define V_008F30_SQ_TEX_MIRROR_ONCE_HALF_BORDER 0x05
#define V_008F30_SQ_TEX_CLAMP_BORDER 0x06
#define V_008F30_SQ_TEX_MIRROR_ONCE_BORDER 0x07
#define S_008F30_CLAMP_Y(x) (((x) & 0x07) << 3)
#define G_008F30_CLAMP_Y(x) (((x) >> 3) & 0x07)
#define C_008F30_CLAMP_Y 0xFFFFFFC7
#define V_008F30_SQ_TEX_WRAP 0x00
#define V_008F30_SQ_TEX_MIRROR 0x01
#define V_008F30_SQ_TEX_CLAMP_LAST_TEXEL 0x02
#define V_008F30_SQ_TEX_MIRROR_ONCE_LAST_TEXEL 0x03
#define V_008F30_SQ_TEX_CLAMP_HALF_BORDER 0x04
#define V_008F30_SQ_TEX_MIRROR_ONCE_HALF_BORDER 0x05
#define V_008F30_SQ_TEX_CLAMP_BORDER 0x06
#define V_008F30_SQ_TEX_MIRROR_ONCE_BORDER 0x07
#define S_008F30_CLAMP_Z(x) (((x) & 0x07) << 6)
#define G_008F30_CLAMP_Z(x) (((x) >> 6) & 0x07)
#define C_008F30_CLAMP_Z 0xFFFFFE3F
#define V_008F30_SQ_TEX_WRAP 0x00
#define V_008F30_SQ_TEX_MIRROR 0x01
#define V_008F30_SQ_TEX_CLAMP_LAST_TEXEL 0x02
#define V_008F30_SQ_TEX_MIRROR_ONCE_LAST_TEXEL 0x03
#define V_008F30_SQ_TEX_CLAMP_HALF_BORDER 0x04
#define V_008F30_SQ_TEX_MIRROR_ONCE_HALF_BORDER 0x05
#define V_008F30_SQ_TEX_CLAMP_BORDER 0x06
#define V_008F30_SQ_TEX_MIRROR_ONCE_BORDER 0x07
#define S_008F30_DEPTH_COMPARE_FUNC(x) (((x) & 0x07) << 12)
#define G_008F30_DEPTH_COMPARE_FUNC(x) (((x) >> 12) & 0x07)
#define C_008F30_DEPTH_COMPARE_FUNC 0xFFFF8FFF
#define V_008F30_SQ_TEX_DEPTH_COMPARE_NEVER 0x00
#define V_008F30_SQ_TEX_DEPTH_COMPARE_LESS 0x01
#define V_008F30_SQ_TEX_DEPTH_COMPARE_EQUAL 0x02
#define V_008F30_SQ_TEX_DEPTH_COMPARE_LESSEQUAL 0x03
#define V_008F30_SQ_TEX_DEPTH_COMPARE_GREATER 0x04
#define V_008F30_SQ_TEX_DEPTH_COMPARE_NOTEQUAL 0x05
#define V_008F30_SQ_TEX_DEPTH_COMPARE_GREATEREQUAL 0x06
#define V_008F30_SQ_TEX_DEPTH_COMPARE_ALWAYS 0x07
#define S_008F30_FORCE_UNNORMALIZED(x) (((x) & 0x1) << 15)
#define G_008F30_FORCE_UNNORMALIZED(x) (((x) >> 15) & 0x1)
#define C_008F30_FORCE_UNNORMALIZED 0xFFFF7FFF
#define S_008F30_MC_COORD_TRUNC(x) (((x) & 0x1) << 19)
#define G_008F30_MC_COORD_TRUNC(x) (((x) >> 19) & 0x1)
#define C_008F30_MC_COORD_TRUNC 0xFFF7FFFF
#define S_008F30_FORCE_DEGAMMA(x) (((x) & 0x1) << 20)
#define G_008F30_FORCE_DEGAMMA(x) (((x) >> 20) & 0x1)
#define C_008F30_FORCE_DEGAMMA 0xFFEFFFFF
#define S_008F30_TRUNC_COORD(x) (((x) & 0x1) << 27)
#define G_008F30_TRUNC_COORD(x) (((x) >> 27) & 0x1)
#define C_008F30_TRUNC_COORD 0xF7FFFFFF
#define S_008F30_DISABLE_CUBE_WRAP(x) (((x) & 0x1) << 28)
#define G_008F30_DISABLE_CUBE_WRAP(x) (((x) >> 28) & 0x1)
#define C_008F30_DISABLE_CUBE_WRAP 0xEFFFFFFF
#define S_008F30_FILTER_MODE(x) (((x) & 0x03) << 29)
#define G_008F30_FILTER_MODE(x) (((x) >> 29) & 0x03)
#define C_008F30_FILTER_MODE 0x9FFFFFFF
/* VI */
#define S_008F30_COMPAT_MODE(x) (((x) & 0x1) << 31)
#define G_008F30_COMPAT_MODE(x) (((x) >> 31) & 0x1)
#define C_008F30_COMPAT_MODE 0x7FFFFFFF
/* */
#define R_008F34_SQ_IMG_SAMP_WORD1 0x008F34
#define S_008F34_MIN_LOD(x) (((x) & 0xFFF) << 0)
#define G_008F34_MIN_LOD(x) (((x) >> 0) & 0xFFF)
#define C_008F34_MIN_LOD 0xFFFFF000
#define S_008F34_MAX_LOD(x) (((x) & 0xFFF) << 12)
#define G_008F34_MAX_LOD(x) (((x) >> 12) & 0xFFF)
#define C_008F34_MAX_LOD 0xFF000FFF
#define S_008F34_PERF_MIP(x) (((x) & 0x0F) << 24)
#define G_008F34_PERF_MIP(x) (((x) >> 24) & 0x0F)
#define C_008F34_PERF_MIP 0xF0FFFFFF
#define S_008F34_PERF_Z(x) (((x) & 0x0F) << 28)
#define G_008F34_PERF_Z(x) (((x) >> 28) & 0x0F)
#define C_008F34_PERF_Z 0x0FFFFFFF
#define R_008F38_SQ_IMG_SAMP_WORD2 0x008F38
#define S_008F38_LOD_BIAS(x) (((x) & 0x3FFF) << 0)
#define G_008F38_LOD_BIAS(x) (((x) >> 0) & 0x3FFF)
#define C_008F38_LOD_BIAS 0xFFFFC000
#define S_008F38_LOD_BIAS_SEC(x) (((x) & 0x3F) << 14)
#define G_008F38_LOD_BIAS_SEC(x) (((x) >> 14) & 0x3F)
#define C_008F38_LOD_BIAS_SEC 0xFFF03FFF
#define S_008F38_XY_MAG_FILTER(x) (((x) & 0x03) << 20)
#define G_008F38_XY_MAG_FILTER(x) (((x) >> 20) & 0x03)
#define C_008F38_XY_MAG_FILTER 0xFFCFFFFF
#define V_008F38_SQ_TEX_XY_FILTER_POINT 0x00
#define V_008F38_SQ_TEX_XY_FILTER_BILINEAR 0x01
#define S_008F38_XY_MIN_FILTER(x) (((x) & 0x03) << 22)
#define G_008F38_XY_MIN_FILTER(x) (((x) >> 22) & 0x03)
#define C_008F38_XY_MIN_FILTER 0xFF3FFFFF
#define V_008F38_SQ_TEX_XY_FILTER_POINT 0x00
#define V_008F38_SQ_TEX_XY_FILTER_BILINEAR 0x01
#define S_008F38_Z_FILTER(x) (((x) & 0x03) << 24)
#define G_008F38_Z_FILTER(x) (((x) >> 24) & 0x03)
#define C_008F38_Z_FILTER 0xFCFFFFFF
#define V_008F38_SQ_TEX_Z_FILTER_NONE 0x00
#define V_008F38_SQ_TEX_Z_FILTER_POINT 0x01
#define V_008F38_SQ_TEX_Z_FILTER_LINEAR 0x02
#define S_008F38_MIP_FILTER(x) (((x) & 0x03) << 26)
#define G_008F38_MIP_FILTER(x) (((x) >> 26) & 0x03)
#define C_008F38_MIP_FILTER 0xF3FFFFFF
#define V_008F38_SQ_TEX_Z_FILTER_NONE 0x00
#define V_008F38_SQ_TEX_Z_FILTER_POINT 0x01
#define V_008F38_SQ_TEX_Z_FILTER_LINEAR 0x02
#define S_008F38_MIP_POINT_PRECLAMP(x) (((x) & 0x1) << 28)
#define G_008F38_MIP_POINT_PRECLAMP(x) (((x) >> 28) & 0x1)
#define C_008F38_MIP_POINT_PRECLAMP 0xEFFFFFFF
#define S_008F38_DISABLE_LSB_CEIL(x) (((x) & 0x1) << 29)
#define G_008F38_DISABLE_LSB_CEIL(x) (((x) >> 29) & 0x1)
#define C_008F38_DISABLE_LSB_CEIL 0xDFFFFFFF
#define S_008F38_FILTER_PREC_FIX(x) (((x) & 0x1) << 30)
#define G_008F38_FILTER_PREC_FIX(x) (((x) >> 30) & 0x1)
#define C_008F38_FILTER_PREC_FIX 0xBFFFFFFF
#define R_008F3C_SQ_IMG_SAMP_WORD3 0x008F3C
#define S_008F3C_BORDER_COLOR_PTR(x) (((x) & 0xFFF) << 0)
#define G_008F3C_BORDER_COLOR_PTR(x) (((x) >> 0) & 0xFFF)
#define C_008F3C_BORDER_COLOR_PTR 0xFFFFF000
#define S_008F3C_BORDER_COLOR_TYPE(x) (((x) & 0x03) << 30)
#define G_008F3C_BORDER_COLOR_TYPE(x) (((x) >> 30) & 0x03)
#define C_008F3C_BORDER_COLOR_TYPE 0x3FFFFFFF
#define V_008F3C_SQ_TEX_BORDER_COLOR_TRANS_BLACK 0x00
#define V_008F3C_SQ_TEX_BORDER_COLOR_OPAQUE_BLACK 0x01
#define V_008F3C_SQ_TEX_BORDER_COLOR_OPAQUE_WHITE 0x02
#define V_008F3C_SQ_TEX_BORDER_COLOR_REGISTER 0x03
#define R_0090DC_SPI_DYN_GPR_LOCK_EN 0x0090DC /* not on CIK */
#define S_0090DC_VS_LOW_THRESHOLD(x) (((x) & 0x0F) << 0)
#define G_0090DC_VS_LOW_THRESHOLD(x) (((x) >> 0) & 0x0F)
#define C_0090DC_VS_LOW_THRESHOLD 0xFFFFFFF0
#define S_0090DC_GS_LOW_THRESHOLD(x) (((x) & 0x0F) << 4)
#define G_0090DC_GS_LOW_THRESHOLD(x) (((x) >> 4) & 0x0F)
#define C_0090DC_GS_LOW_THRESHOLD 0xFFFFFF0F
#define S_0090DC_ES_LOW_THRESHOLD(x) (((x) & 0x0F) << 8)
#define G_0090DC_ES_LOW_THRESHOLD(x) (((x) >> 8) & 0x0F)
#define C_0090DC_ES_LOW_THRESHOLD 0xFFFFF0FF
#define S_0090DC_HS_LOW_THRESHOLD(x) (((x) & 0x0F) << 12)
#define G_0090DC_HS_LOW_THRESHOLD(x) (((x) >> 12) & 0x0F)
#define C_0090DC_HS_LOW_THRESHOLD 0xFFFF0FFF
#define S_0090DC_LS_LOW_THRESHOLD(x) (((x) & 0x0F) << 16)
#define G_0090DC_LS_LOW_THRESHOLD(x) (((x) >> 16) & 0x0F)
#define C_0090DC_LS_LOW_THRESHOLD 0xFFF0FFFF
#define R_0090E0_SPI_STATIC_THREAD_MGMT_1 0x0090E0 /* not on CIK */
#define S_0090E0_PS_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_0090E0_PS_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_0090E0_PS_CU_EN 0xFFFF0000
#define S_0090E0_VS_CU_EN(x) (((x) & 0xFFFF) << 16)
#define G_0090E0_VS_CU_EN(x) (((x) >> 16) & 0xFFFF)
#define C_0090E0_VS_CU_EN 0x0000FFFF
#define R_0090E4_SPI_STATIC_THREAD_MGMT_2 0x0090E4 /* not on CIK */
#define S_0090E4_GS_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_0090E4_GS_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_0090E4_GS_CU_EN 0xFFFF0000
#define S_0090E4_ES_CU_EN(x) (((x) & 0xFFFF) << 16)
#define G_0090E4_ES_CU_EN(x) (((x) >> 16) & 0xFFFF)
#define C_0090E4_ES_CU_EN 0x0000FFFF
#define R_0090E8_SPI_STATIC_THREAD_MGMT_3 0x0090E8 /* not on CIK */
#define S_0090E8_LSHS_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_0090E8_LSHS_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_0090E8_LSHS_CU_EN 0xFFFF0000
#define R_0090EC_SPI_PS_MAX_WAVE_ID 0x0090EC
#define S_0090EC_MAX_WAVE_ID(x) (((x) & 0xFFF) << 0)
#define G_0090EC_MAX_WAVE_ID(x) (((x) >> 0) & 0xFFF)
#define C_0090EC_MAX_WAVE_ID 0xFFFFF000
/* CIK */
#define R_0090E8_SPI_PS_MAX_WAVE_ID 0x0090E8
#define S_0090E8_MAX_WAVE_ID(x) (((x) & 0xFFF) << 0)
#define G_0090E8_MAX_WAVE_ID(x) (((x) >> 0) & 0xFFF)
#define C_0090E8_MAX_WAVE_ID 0xFFFFF000
/* */
#define R_0090F0_SPI_ARB_PRIORITY 0x0090F0
#define S_0090F0_RING_ORDER_TS0(x) (((x) & 0x07) << 0)
#define G_0090F0_RING_ORDER_TS0(x) (((x) >> 0) & 0x07)
#define C_0090F0_RING_ORDER_TS0 0xFFFFFFF8
#define V_0090F0_X_R0 0x00
#define S_0090F0_RING_ORDER_TS1(x) (((x) & 0x07) << 3)
#define G_0090F0_RING_ORDER_TS1(x) (((x) >> 3) & 0x07)
#define C_0090F0_RING_ORDER_TS1 0xFFFFFFC7
#define S_0090F0_RING_ORDER_TS2(x) (((x) & 0x07) << 6)
#define G_0090F0_RING_ORDER_TS2(x) (((x) >> 6) & 0x07)
#define C_0090F0_RING_ORDER_TS2 0xFFFFFE3F
/* CIK */
#define R_00C700_SPI_ARB_PRIORITY 0x00C700
#define S_00C700_PIPE_ORDER_TS0(x) (((x) & 0x07) << 0)
#define G_00C700_PIPE_ORDER_TS0(x) (((x) >> 0) & 0x07)
#define C_00C700_PIPE_ORDER_TS0 0xFFFFFFF8
#define S_00C700_PIPE_ORDER_TS1(x) (((x) & 0x07) << 3)
#define G_00C700_PIPE_ORDER_TS1(x) (((x) >> 3) & 0x07)
#define C_00C700_PIPE_ORDER_TS1 0xFFFFFFC7
#define S_00C700_PIPE_ORDER_TS2(x) (((x) & 0x07) << 6)
#define G_00C700_PIPE_ORDER_TS2(x) (((x) >> 6) & 0x07)
#define C_00C700_PIPE_ORDER_TS2 0xFFFFFE3F
#define S_00C700_PIPE_ORDER_TS3(x) (((x) & 0x07) << 9)
#define G_00C700_PIPE_ORDER_TS3(x) (((x) >> 9) & 0x07)
#define C_00C700_PIPE_ORDER_TS3 0xFFFFF1FF
#define S_00C700_TS0_DUR_MULT(x) (((x) & 0x03) << 12)
#define G_00C700_TS0_DUR_MULT(x) (((x) >> 12) & 0x03)
#define C_00C700_TS0_DUR_MULT 0xFFFFCFFF
#define S_00C700_TS1_DUR_MULT(x) (((x) & 0x03) << 14)
#define G_00C700_TS1_DUR_MULT(x) (((x) >> 14) & 0x03)
#define C_00C700_TS1_DUR_MULT 0xFFFF3FFF
#define S_00C700_TS2_DUR_MULT(x) (((x) & 0x03) << 16)
#define G_00C700_TS2_DUR_MULT(x) (((x) >> 16) & 0x03)
#define C_00C700_TS2_DUR_MULT 0xFFFCFFFF
#define S_00C700_TS3_DUR_MULT(x) (((x) & 0x03) << 18)
#define G_00C700_TS3_DUR_MULT(x) (((x) >> 18) & 0x03)
#define C_00C700_TS3_DUR_MULT 0xFFF3FFFF
/* */
#define R_0090F4_SPI_ARB_CYCLES_0 0x0090F4 /* moved to 0xC704 on CIK */
#define S_0090F4_TS0_DURATION(x) (((x) & 0xFFFF) << 0)
#define G_0090F4_TS0_DURATION(x) (((x) >> 0) & 0xFFFF)
#define C_0090F4_TS0_DURATION 0xFFFF0000
#define S_0090F4_TS1_DURATION(x) (((x) & 0xFFFF) << 16)
#define G_0090F4_TS1_DURATION(x) (((x) >> 16) & 0xFFFF)
#define C_0090F4_TS1_DURATION 0x0000FFFF
#define R_0090F8_SPI_ARB_CYCLES_1 0x0090F8 /* moved to 0xC708 on CIK */
#define S_0090F8_TS2_DURATION(x) (((x) & 0xFFFF) << 0)
#define G_0090F8_TS2_DURATION(x) (((x) >> 0) & 0xFFFF)
#define C_0090F8_TS2_DURATION 0xFFFF0000
/* CIK */
#define R_008F40_SQ_FLAT_SCRATCH_WORD0 0x008F40
#define S_008F40_SIZE(x) (((x) & 0x7FFFF) << 0)
#define G_008F40_SIZE(x) (((x) >> 0) & 0x7FFFF)
#define C_008F40_SIZE 0xFFF80000
#define R_008F44_SQ_FLAT_SCRATCH_WORD1 0x008F44
#define S_008F44_OFFSET(x) (((x) & 0xFFFFFF) << 0)
#define G_008F44_OFFSET(x) (((x) >> 0) & 0xFFFFFF)
#define C_008F44_OFFSET 0xFF000000
/* */
#define R_030FF8_DB_ZPASS_COUNT_LOW 0x030FF8
#define R_030FFC_DB_ZPASS_COUNT_HI 0x030FFC
#define S_030FFC_COUNT_HI(x) (((x) & 0x7FFFFFFF) << 0)
#define G_030FFC_COUNT_HI(x) (((x) >> 0) & 0x7FFFFFFF)
#define C_030FFC_COUNT_HI 0x80000000
#define R_009100_SPI_CONFIG_CNTL 0x009100
#define S_009100_GPR_WRITE_PRIORITY(x) (((x) & 0x1FFFFF) << 0)
#define G_009100_GPR_WRITE_PRIORITY(x) (((x) >> 0) & 0x1FFFFF)
#define C_009100_GPR_WRITE_PRIORITY 0xFFE00000
#define S_009100_EXP_PRIORITY_ORDER(x) (((x) & 0x07) << 21)
#define G_009100_EXP_PRIORITY_ORDER(x) (((x) >> 21) & 0x07)
#define C_009100_EXP_PRIORITY_ORDER 0xFF1FFFFF
#define S_009100_ENABLE_SQG_TOP_EVENTS(x) (((x) & 0x1) << 24)
#define G_009100_ENABLE_SQG_TOP_EVENTS(x) (((x) >> 24) & 0x1)
#define C_009100_ENABLE_SQG_TOP_EVENTS 0xFEFFFFFF
#define S_009100_ENABLE_SQG_BOP_EVENTS(x) (((x) & 0x1) << 25)
#define G_009100_ENABLE_SQG_BOP_EVENTS(x) (((x) >> 25) & 0x1)
#define C_009100_ENABLE_SQG_BOP_EVENTS 0xFDFFFFFF
#define S_009100_RSRC_MGMT_RESET(x) (((x) & 0x1) << 26)
#define G_009100_RSRC_MGMT_RESET(x) (((x) >> 26) & 0x1)
#define C_009100_RSRC_MGMT_RESET 0xFBFFFFFF
#define R_00913C_SPI_CONFIG_CNTL_1 0x00913C
#define S_00913C_VTX_DONE_DELAY(x) (((x) & 0x0F) << 0)
#define G_00913C_VTX_DONE_DELAY(x) (((x) >> 0) & 0x0F)
#define C_00913C_VTX_DONE_DELAY 0xFFFFFFF0
#define V_00913C_X_DELAY_14_CLKS 0x00
#define V_00913C_X_DELAY_16_CLKS 0x01
#define V_00913C_X_DELAY_18_CLKS 0x02
#define V_00913C_X_DELAY_20_CLKS 0x03
#define V_00913C_X_DELAY_22_CLKS 0x04
#define V_00913C_X_DELAY_24_CLKS 0x05
#define V_00913C_X_DELAY_26_CLKS 0x06
#define V_00913C_X_DELAY_28_CLKS 0x07
#define V_00913C_X_DELAY_30_CLKS 0x08
#define V_00913C_X_DELAY_32_CLKS 0x09
#define V_00913C_X_DELAY_34_CLKS 0x0A
#define V_00913C_X_DELAY_4_CLKS 0x0B
#define V_00913C_X_DELAY_6_CLKS 0x0C
#define V_00913C_X_DELAY_8_CLKS 0x0D
#define V_00913C_X_DELAY_10_CLKS 0x0E
#define V_00913C_X_DELAY_12_CLKS 0x0F
#define S_00913C_INTERP_ONE_PRIM_PER_ROW(x) (((x) & 0x1) << 4)
#define G_00913C_INTERP_ONE_PRIM_PER_ROW(x) (((x) >> 4) & 0x1)
#define C_00913C_INTERP_ONE_PRIM_PER_ROW 0xFFFFFFEF
#define S_00913C_PC_LIMIT_ENABLE(x) (((x) & 0x1) << 6)
#define G_00913C_PC_LIMIT_ENABLE(x) (((x) >> 6) & 0x1)
#define C_00913C_PC_LIMIT_ENABLE 0xFFFFFFBF
#define S_00913C_PC_LIMIT_STRICT(x) (((x) & 0x1) << 7)
#define G_00913C_PC_LIMIT_STRICT(x) (((x) >> 7) & 0x1)
#define C_00913C_PC_LIMIT_STRICT 0xFFFFFF7F
#define S_00913C_PC_LIMIT_SIZE(x) (((x) & 0xFFFF) << 16)
#define G_00913C_PC_LIMIT_SIZE(x) (((x) >> 16) & 0xFFFF)
#define C_00913C_PC_LIMIT_SIZE 0x0000FFFF
#define R_00936C_SPI_RESOURCE_RESERVE_CU_AB_0 0x00936C
#define S_00936C_TYPE_A(x) (((x) & 0x0F) << 0)
#define G_00936C_TYPE_A(x) (((x) >> 0) & 0x0F)
#define C_00936C_TYPE_A 0xFFFFFFF0
#define S_00936C_VGPR_A(x) (((x) & 0x07) << 4)
#define G_00936C_VGPR_A(x) (((x) >> 4) & 0x07)
#define C_00936C_VGPR_A 0xFFFFFF8F
#define S_00936C_SGPR_A(x) (((x) & 0x07) << 7)
#define G_00936C_SGPR_A(x) (((x) >> 7) & 0x07)
#define C_00936C_SGPR_A 0xFFFFFC7F
#define S_00936C_LDS_A(x) (((x) & 0x07) << 10)
#define G_00936C_LDS_A(x) (((x) >> 10) & 0x07)
#define C_00936C_LDS_A 0xFFFFE3FF
#define S_00936C_WAVES_A(x) (((x) & 0x03) << 13)
#define G_00936C_WAVES_A(x) (((x) >> 13) & 0x03)
#define C_00936C_WAVES_A 0xFFFF9FFF
#define S_00936C_EN_A(x) (((x) & 0x1) << 15)
#define G_00936C_EN_A(x) (((x) >> 15) & 0x1)
#define C_00936C_EN_A 0xFFFF7FFF
#define S_00936C_TYPE_B(x) (((x) & 0x0F) << 16)
#define G_00936C_TYPE_B(x) (((x) >> 16) & 0x0F)
#define C_00936C_TYPE_B 0xFFF0FFFF
#define S_00936C_VGPR_B(x) (((x) & 0x07) << 20)
#define G_00936C_VGPR_B(x) (((x) >> 20) & 0x07)
#define C_00936C_VGPR_B 0xFF8FFFFF
#define S_00936C_SGPR_B(x) (((x) & 0x07) << 23)
#define G_00936C_SGPR_B(x) (((x) >> 23) & 0x07)
#define C_00936C_SGPR_B 0xFC7FFFFF
#define S_00936C_LDS_B(x) (((x) & 0x07) << 26)
#define G_00936C_LDS_B(x) (((x) >> 26) & 0x07)
#define C_00936C_LDS_B 0xE3FFFFFF
#define S_00936C_WAVES_B(x) (((x) & 0x03) << 29)
#define G_00936C_WAVES_B(x) (((x) >> 29) & 0x03)
#define C_00936C_WAVES_B 0x9FFFFFFF
#define S_00936C_EN_B(x) (((x) & 0x1) << 31)
#define G_00936C_EN_B(x) (((x) >> 31) & 0x1)
#define C_00936C_EN_B 0x7FFFFFFF
#define R_00950C_TA_CS_BC_BASE_ADDR 0x00950C
/* CIK */
#define R_030E00_TA_CS_BC_BASE_ADDR 0x030E00
#define R_030E04_TA_CS_BC_BASE_ADDR_HI 0x030E04
#define S_030E04_ADDRESS(x) (((x) & 0xFF) << 0)
#define G_030E04_ADDRESS(x) (((x) >> 0) & 0xFF)
#define C_030E04_ADDRESS 0xFFFFFF00
/* */
#define R_009858_DB_SUBTILE_CONTROL 0x009858
#define S_009858_MSAA1_X(x) (((x) & 0x03) << 0)
#define G_009858_MSAA1_X(x) (((x) >> 0) & 0x03)
#define C_009858_MSAA1_X 0xFFFFFFFC
#define S_009858_MSAA1_Y(x) (((x) & 0x03) << 2)
#define G_009858_MSAA1_Y(x) (((x) >> 2) & 0x03)
#define C_009858_MSAA1_Y 0xFFFFFFF3
#define S_009858_MSAA2_X(x) (((x) & 0x03) << 4)
#define G_009858_MSAA2_X(x) (((x) >> 4) & 0x03)
#define C_009858_MSAA2_X 0xFFFFFFCF
#define S_009858_MSAA2_Y(x) (((x) & 0x03) << 6)
#define G_009858_MSAA2_Y(x) (((x) >> 6) & 0x03)
#define C_009858_MSAA2_Y 0xFFFFFF3F
#define S_009858_MSAA4_X(x) (((x) & 0x03) << 8)
#define G_009858_MSAA4_X(x) (((x) >> 8) & 0x03)
#define C_009858_MSAA4_X 0xFFFFFCFF
#define S_009858_MSAA4_Y(x) (((x) & 0x03) << 10)
#define G_009858_MSAA4_Y(x) (((x) >> 10) & 0x03)
#define C_009858_MSAA4_Y 0xFFFFF3FF
#define S_009858_MSAA8_X(x) (((x) & 0x03) << 12)
#define G_009858_MSAA8_X(x) (((x) >> 12) & 0x03)
#define C_009858_MSAA8_X 0xFFFFCFFF
#define S_009858_MSAA8_Y(x) (((x) & 0x03) << 14)
#define G_009858_MSAA8_Y(x) (((x) >> 14) & 0x03)
#define C_009858_MSAA8_Y 0xFFFF3FFF
#define S_009858_MSAA16_X(x) (((x) & 0x03) << 16)
#define G_009858_MSAA16_X(x) (((x) >> 16) & 0x03)
#define C_009858_MSAA16_X 0xFFFCFFFF
#define S_009858_MSAA16_Y(x) (((x) & 0x03) << 18)
#define G_009858_MSAA16_Y(x) (((x) >> 18) & 0x03)
#define C_009858_MSAA16_Y 0xFFF3FFFF
#define R_0098F8_GB_ADDR_CONFIG 0x0098F8
#define S_0098F8_NUM_PIPES(x) (((x) & 0x07) << 0)
#define G_0098F8_NUM_PIPES(x) (((x) >> 0) & 0x07)
#define C_0098F8_NUM_PIPES 0xFFFFFFF8
#define S_0098F8_PIPE_INTERLEAVE_SIZE(x) (((x) & 0x07) << 4)
#define G_0098F8_PIPE_INTERLEAVE_SIZE(x) (((x) >> 4) & 0x07)
#define C_0098F8_PIPE_INTERLEAVE_SIZE 0xFFFFFF8F
#define S_0098F8_BANK_INTERLEAVE_SIZE(x) (((x) & 0x07) << 8)
#define G_0098F8_BANK_INTERLEAVE_SIZE(x) (((x) >> 8) & 0x07)
#define C_0098F8_BANK_INTERLEAVE_SIZE 0xFFFFF8FF
#define S_0098F8_NUM_SHADER_ENGINES(x) (((x) & 0x03) << 12)
#define G_0098F8_NUM_SHADER_ENGINES(x) (((x) >> 12) & 0x03)
#define C_0098F8_NUM_SHADER_ENGINES 0xFFFFCFFF
#define S_0098F8_SHADER_ENGINE_TILE_SIZE(x) (((x) & 0x07) << 16)
#define G_0098F8_SHADER_ENGINE_TILE_SIZE(x) (((x) >> 16) & 0x07)
#define C_0098F8_SHADER_ENGINE_TILE_SIZE 0xFFF8FFFF
#define S_0098F8_NUM_GPUS(x) (((x) & 0x07) << 20)
#define G_0098F8_NUM_GPUS(x) (((x) >> 20) & 0x07)
#define C_0098F8_NUM_GPUS 0xFF8FFFFF
#define S_0098F8_MULTI_GPU_TILE_SIZE(x) (((x) & 0x03) << 24)
#define G_0098F8_MULTI_GPU_TILE_SIZE(x) (((x) >> 24) & 0x03)
#define C_0098F8_MULTI_GPU_TILE_SIZE 0xFCFFFFFF
#define S_0098F8_ROW_SIZE(x) (((x) & 0x03) << 28)
#define G_0098F8_ROW_SIZE(x) (((x) >> 28) & 0x03)
#define C_0098F8_ROW_SIZE 0xCFFFFFFF
#define S_0098F8_NUM_LOWER_PIPES(x) (((x) & 0x1) << 30)
#define G_0098F8_NUM_LOWER_PIPES(x) (((x) >> 30) & 0x1)
#define C_0098F8_NUM_LOWER_PIPES 0xBFFFFFFF
#define R_009910_GB_TILE_MODE0 0x009910
#define S_009910_MICRO_TILE_MODE(x) (((x) & 0x03) << 0)
#define G_009910_MICRO_TILE_MODE(x) (((x) >> 0) & 0x03)
#define C_009910_MICRO_TILE_MODE 0xFFFFFFFC
#define V_009910_ADDR_SURF_DISPLAY_MICRO_TILING 0x00
#define V_009910_ADDR_SURF_THIN_MICRO_TILING 0x01
#define V_009910_ADDR_SURF_DEPTH_MICRO_TILING 0x02
#define V_009910_ADDR_SURF_THICK_MICRO_TILING 0x03
#define S_009910_ARRAY_MODE(x) (((x) & 0x0F) << 2)
#define G_009910_ARRAY_MODE(x) (((x) >> 2) & 0x0F)
#define C_009910_ARRAY_MODE 0xFFFFFFC3
#define V_009910_ARRAY_LINEAR_GENERAL 0x00
#define V_009910_ARRAY_LINEAR_ALIGNED 0x01
#define V_009910_ARRAY_1D_TILED_THIN1 0x02
#define V_009910_ARRAY_1D_TILED_THICK 0x03
#define V_009910_ARRAY_2D_TILED_THIN1 0x04
#define V_009910_ARRAY_2D_TILED_THICK 0x07
#define V_009910_ARRAY_2D_TILED_XTHICK 0x08
#define V_009910_ARRAY_3D_TILED_THIN1 0x0C
#define V_009910_ARRAY_3D_TILED_THICK 0x0D
#define V_009910_ARRAY_3D_TILED_XTHICK 0x0E
#define V_009910_ARRAY_POWER_SAVE 0x0F
#define S_009910_PIPE_CONFIG(x) (((x) & 0x1F) << 6)
#define G_009910_PIPE_CONFIG(x) (((x) >> 6) & 0x1F)
#define C_009910_PIPE_CONFIG 0xFFFFF83F
#define V_009910_ADDR_SURF_P2 0x00
#define V_009910_ADDR_SURF_P2_RESERVED0 0x01
#define V_009910_ADDR_SURF_P2_RESERVED1 0x02
#define V_009910_ADDR_SURF_P2_RESERVED2 0x03
#define V_009910_X_ADDR_SURF_P4_8X16 0x04
#define V_009910_X_ADDR_SURF_P4_16X16 0x05
#define V_009910_X_ADDR_SURF_P4_16X32 0x06
#define V_009910_X_ADDR_SURF_P4_32X32 0x07
#define V_009910_X_ADDR_SURF_P8_16X16_8X16 0x08
#define V_009910_X_ADDR_SURF_P8_16X32_8X16 0x09
#define V_009910_X_ADDR_SURF_P8_32X32_8X16 0x0A
#define V_009910_X_ADDR_SURF_P8_16X32_16X16 0x0B
#define V_009910_X_ADDR_SURF_P8_32X32_16X16 0x0C
#define V_009910_X_ADDR_SURF_P8_32X32_16X32 0x0D
#define V_009910_X_ADDR_SURF_P8_32X64_32X32 0x0E
#define S_009910_TILE_SPLIT(x) (((x) & 0x07) << 11)
#define G_009910_TILE_SPLIT(x) (((x) >> 11) & 0x07)
#define C_009910_TILE_SPLIT 0xFFFFC7FF
#define V_009910_ADDR_SURF_TILE_SPLIT_64B 0x00
#define V_009910_ADDR_SURF_TILE_SPLIT_128B 0x01
#define V_009910_ADDR_SURF_TILE_SPLIT_256B 0x02
#define V_009910_ADDR_SURF_TILE_SPLIT_512B 0x03
#define V_009910_ADDR_SURF_TILE_SPLIT_1KB 0x04
#define V_009910_ADDR_SURF_TILE_SPLIT_2KB 0x05
#define V_009910_ADDR_SURF_TILE_SPLIT_4KB 0x06
#define S_009910_BANK_WIDTH(x) (((x) & 0x03) << 14)
#define G_009910_BANK_WIDTH(x) (((x) >> 14) & 0x03)
#define C_009910_BANK_WIDTH 0xFFFF3FFF
#define V_009910_ADDR_SURF_BANK_WIDTH_1 0x00
#define V_009910_ADDR_SURF_BANK_WIDTH_2 0x01
#define V_009910_ADDR_SURF_BANK_WIDTH_4 0x02
#define V_009910_ADDR_SURF_BANK_WIDTH_8 0x03
#define S_009910_BANK_HEIGHT(x) (((x) & 0x03) << 16)
#define G_009910_BANK_HEIGHT(x) (((x) >> 16) & 0x03)
#define C_009910_BANK_HEIGHT 0xFFFCFFFF
#define V_009910_ADDR_SURF_BANK_HEIGHT_1 0x00
#define V_009910_ADDR_SURF_BANK_HEIGHT_2 0x01
#define V_009910_ADDR_SURF_BANK_HEIGHT_4 0x02
#define V_009910_ADDR_SURF_BANK_HEIGHT_8 0x03
#define S_009910_MACRO_TILE_ASPECT(x) (((x) & 0x03) << 18)
#define G_009910_MACRO_TILE_ASPECT(x) (((x) >> 18) & 0x03)
#define C_009910_MACRO_TILE_ASPECT 0xFFF3FFFF
#define V_009910_ADDR_SURF_MACRO_ASPECT_1 0x00
#define V_009910_ADDR_SURF_MACRO_ASPECT_2 0x01
#define V_009910_ADDR_SURF_MACRO_ASPECT_4 0x02
#define V_009910_ADDR_SURF_MACRO_ASPECT_8 0x03
#define S_009910_NUM_BANKS(x) (((x) & 0x03) << 20)
#define G_009910_NUM_BANKS(x) (((x) >> 20) & 0x03)
#define C_009910_NUM_BANKS 0xFFCFFFFF
#define V_009910_ADDR_SURF_2_BANK 0x00
#define V_009910_ADDR_SURF_4_BANK 0x01
#define V_009910_ADDR_SURF_8_BANK 0x02
#define V_009910_ADDR_SURF_16_BANK 0x03
#define S_009910_MICRO_TILE_MODE_NEW(x) (((x) & 0x07) << 22)
#define G_009910_MICRO_TILE_MODE_NEW(x) (((x) >> 22) & 0x07)
#define C_009910_MICRO_TILE_MODE_NEW 0xFE3FFFFF
#define V_009910_ADDR_SURF_DISPLAY_MICRO_TILING 0x00
#define V_009910_ADDR_SURF_THIN_MICRO_TILING 0x01
#define V_009910_ADDR_SURF_DEPTH_MICRO_TILING 0x02
#define V_009910_ADDR_SURF_ROTATED_MICRO_TILING 0x03
#define S_009910_SAMPLE_SPLIT(x) (((x) & 0x03) << 25)
#define G_009910_SAMPLE_SPLIT(x) (((x) >> 25) & 0x03)
#define C_009910_SAMPLE_SPLIT 0xF9FFFFFF
#define R_009914_GB_TILE_MODE1 0x009914
#define R_009918_GB_TILE_MODE2 0x009918
#define R_00991C_GB_TILE_MODE3 0x00991C
#define R_009920_GB_TILE_MODE4 0x009920
#define R_009924_GB_TILE_MODE5 0x009924
#define R_009928_GB_TILE_MODE6 0x009928
#define R_00992C_GB_TILE_MODE7 0x00992C
#define R_009930_GB_TILE_MODE8 0x009930
#define R_009934_GB_TILE_MODE9 0x009934
#define R_009938_GB_TILE_MODE10 0x009938
#define R_00993C_GB_TILE_MODE11 0x00993C
#define R_009940_GB_TILE_MODE12 0x009940
#define R_009944_GB_TILE_MODE13 0x009944
#define R_009948_GB_TILE_MODE14 0x009948
#define R_00994C_GB_TILE_MODE15 0x00994C
#define R_009950_GB_TILE_MODE16 0x009950
#define R_009954_GB_TILE_MODE17 0x009954
#define R_009958_GB_TILE_MODE18 0x009958
#define R_00995C_GB_TILE_MODE19 0x00995C
#define R_009960_GB_TILE_MODE20 0x009960
#define R_009964_GB_TILE_MODE21 0x009964
#define R_009968_GB_TILE_MODE22 0x009968
#define R_00996C_GB_TILE_MODE23 0x00996C
#define R_009970_GB_TILE_MODE24 0x009970
#define R_009974_GB_TILE_MODE25 0x009974
#define R_009978_GB_TILE_MODE26 0x009978
#define R_00997C_GB_TILE_MODE27 0x00997C
#define R_009980_GB_TILE_MODE28 0x009980
#define R_009984_GB_TILE_MODE29 0x009984
#define R_009988_GB_TILE_MODE30 0x009988
#define R_00998C_GB_TILE_MODE31 0x00998C
/* CIK */
#define R_009990_GB_MACROTILE_MODE0 0x009990
#define S_009990_BANK_WIDTH(x) (((x) & 0x03) << 0)
#define G_009990_BANK_WIDTH(x) (((x) >> 0) & 0x03)
#define C_009990_BANK_WIDTH 0xFFFFFFFC
#define S_009990_BANK_HEIGHT(x) (((x) & 0x03) << 2)
#define G_009990_BANK_HEIGHT(x) (((x) >> 2) & 0x03)
#define C_009990_BANK_HEIGHT 0xFFFFFFF3
#define S_009990_MACRO_TILE_ASPECT(x) (((x) & 0x03) << 4)
#define G_009990_MACRO_TILE_ASPECT(x) (((x) >> 4) & 0x03)
#define C_009990_MACRO_TILE_ASPECT 0xFFFFFFCF
#define S_009990_NUM_BANKS(x) (((x) & 0x03) << 6)
#define G_009990_NUM_BANKS(x) (((x) >> 6) & 0x03)
#define C_009990_NUM_BANKS 0xFFFFFF3F
#define R_009994_GB_MACROTILE_MODE1 0x009994
#define R_009998_GB_MACROTILE_MODE2 0x009998
#define R_00999C_GB_MACROTILE_MODE3 0x00999C
#define R_0099A0_GB_MACROTILE_MODE4 0x0099A0
#define R_0099A4_GB_MACROTILE_MODE5 0x0099A4
#define R_0099A8_GB_MACROTILE_MODE6 0x0099A8
#define R_0099AC_GB_MACROTILE_MODE7 0x0099AC
#define R_0099B0_GB_MACROTILE_MODE8 0x0099B0
#define R_0099B4_GB_MACROTILE_MODE9 0x0099B4
#define R_0099B8_GB_MACROTILE_MODE10 0x0099B8
#define R_0099BC_GB_MACROTILE_MODE11 0x0099BC
#define R_0099C0_GB_MACROTILE_MODE12 0x0099C0
#define R_0099C4_GB_MACROTILE_MODE13 0x0099C4
#define R_0099C8_GB_MACROTILE_MODE14 0x0099C8
#define R_0099CC_GB_MACROTILE_MODE15 0x0099CC
/* */
#define R_00B000_SPI_SHADER_TBA_LO_PS 0x00B000
#define R_00B004_SPI_SHADER_TBA_HI_PS 0x00B004
#define S_00B004_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B004_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B004_MEM_BASE 0xFFFFFF00
#define R_00B008_SPI_SHADER_TMA_LO_PS 0x00B008
#define R_00B00C_SPI_SHADER_TMA_HI_PS 0x00B00C
#define S_00B00C_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B00C_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B00C_MEM_BASE 0xFFFFFF00
/* CIK */
#define R_00B01C_SPI_SHADER_PGM_RSRC3_PS 0x00B01C
#define S_00B01C_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_00B01C_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_00B01C_CU_EN 0xFFFF0000
#define S_00B01C_WAVE_LIMIT(x) (((x) & 0x3F) << 16)
#define G_00B01C_WAVE_LIMIT(x) (((x) >> 16) & 0x3F)
#define C_00B01C_WAVE_LIMIT 0xFFC0FFFF
#define S_00B01C_LOCK_LOW_THRESHOLD(x) (((x) & 0x0F) << 22)
#define G_00B01C_LOCK_LOW_THRESHOLD(x) (((x) >> 22) & 0x0F)
#define C_00B01C_LOCK_LOW_THRESHOLD 0xFC3FFFFF
/* */
#define R_00B020_SPI_SHADER_PGM_LO_PS 0x00B020
#define R_00B024_SPI_SHADER_PGM_HI_PS 0x00B024
#define S_00B024_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B024_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B024_MEM_BASE 0xFFFFFF00
#define R_00B028_SPI_SHADER_PGM_RSRC1_PS 0x00B028
#define S_00B028_VGPRS(x) (((x) & 0x3F) << 0)
#define G_00B028_VGPRS(x) (((x) >> 0) & 0x3F)
#define C_00B028_VGPRS 0xFFFFFFC0
#define S_00B028_SGPRS(x) (((x) & 0x0F) << 6)
#define G_00B028_SGPRS(x) (((x) >> 6) & 0x0F)
#define C_00B028_SGPRS 0xFFFFFC3F
#define S_00B028_PRIORITY(x) (((x) & 0x03) << 10)
#define G_00B028_PRIORITY(x) (((x) >> 10) & 0x03)
#define C_00B028_PRIORITY 0xFFFFF3FF
#define S_00B028_FLOAT_MODE(x) (((x) & 0xFF) << 12)
#define G_00B028_FLOAT_MODE(x) (((x) >> 12) & 0xFF)
#define C_00B028_FLOAT_MODE 0xFFF00FFF
#define S_00B028_PRIV(x) (((x) & 0x1) << 20)
#define G_00B028_PRIV(x) (((x) >> 20) & 0x1)
#define C_00B028_PRIV 0xFFEFFFFF
#define S_00B028_DX10_CLAMP(x) (((x) & 0x1) << 21)
#define G_00B028_DX10_CLAMP(x) (((x) >> 21) & 0x1)
#define C_00B028_DX10_CLAMP 0xFFDFFFFF
#define S_00B028_DEBUG_MODE(x) (((x) & 0x1) << 22)
#define G_00B028_DEBUG_MODE(x) (((x) >> 22) & 0x1)
#define C_00B028_DEBUG_MODE 0xFFBFFFFF
#define S_00B028_IEEE_MODE(x) (((x) & 0x1) << 23)
#define G_00B028_IEEE_MODE(x) (((x) >> 23) & 0x1)
#define C_00B028_IEEE_MODE 0xFF7FFFFF
#define S_00B028_CU_GROUP_DISABLE(x) (((x) & 0x1) << 24)
#define G_00B028_CU_GROUP_DISABLE(x) (((x) >> 24) & 0x1)
#define C_00B028_CU_GROUP_DISABLE 0xFEFFFFFF
/* CIK */
#define S_00B028_CACHE_CTL(x) (((x) & 0x07) << 25)
#define G_00B028_CACHE_CTL(x) (((x) >> 25) & 0x07)
#define C_00B028_CACHE_CTL 0xF1FFFFFF
#define S_00B028_CDBG_USER(x) (((x) & 0x1) << 28)
#define G_00B028_CDBG_USER(x) (((x) >> 28) & 0x1)
#define C_00B028_CDBG_USER 0xEFFFFFFF
/* */
#define R_00B02C_SPI_SHADER_PGM_RSRC2_PS 0x00B02C
#define S_00B02C_SCRATCH_EN(x) (((x) & 0x1) << 0)
#define G_00B02C_SCRATCH_EN(x) (((x) >> 0) & 0x1)
#define C_00B02C_SCRATCH_EN 0xFFFFFFFE
#define S_00B02C_USER_SGPR(x) (((x) & 0x1F) << 1)
#define G_00B02C_USER_SGPR(x) (((x) >> 1) & 0x1F)
#define C_00B02C_USER_SGPR 0xFFFFFFC1
#define S_00B02C_TRAP_PRESENT(x) (((x) & 0x1) << 6)
#define G_00B02C_TRAP_PRESENT(x) (((x) >> 6) & 0x1)
#define C_00B02C_TRAP_PRESENT 0xFFFFFFBF
#define S_00B02C_WAVE_CNT_EN(x) (((x) & 0x1) << 7)
#define G_00B02C_WAVE_CNT_EN(x) (((x) >> 7) & 0x1)
#define C_00B02C_WAVE_CNT_EN 0xFFFFFF7F
#define S_00B02C_EXTRA_LDS_SIZE(x) (((x) & 0xFF) << 8)
#define G_00B02C_EXTRA_LDS_SIZE(x) (((x) >> 8) & 0xFF)
#define C_00B02C_EXTRA_LDS_SIZE 0xFFFF00FF
#define S_00B02C_EXCP_EN(x) (((x) & 0x7F) << 16) /* mask is 0x1FF on CIK */
#define G_00B02C_EXCP_EN(x) (((x) >> 16) & 0x7F) /* mask is 0x1FF on CIK */
#define C_00B02C_EXCP_EN 0xFF80FFFF /* mask is 0x1FF on CIK */
#define S_00B02C_EXCP_EN_CIK(x) (((x) & 0x1FF) << 16)
#define G_00B02C_EXCP_EN_CIK(x) (((x) >> 16) & 0x1FF)
#define C_00B02C_EXCP_EN_CIK 0xFE00FFFF
#define R_00B030_SPI_SHADER_USER_DATA_PS_0 0x00B030
#define R_00B034_SPI_SHADER_USER_DATA_PS_1 0x00B034
#define R_00B038_SPI_SHADER_USER_DATA_PS_2 0x00B038
#define R_00B03C_SPI_SHADER_USER_DATA_PS_3 0x00B03C
#define R_00B040_SPI_SHADER_USER_DATA_PS_4 0x00B040
#define R_00B044_SPI_SHADER_USER_DATA_PS_5 0x00B044
#define R_00B048_SPI_SHADER_USER_DATA_PS_6 0x00B048
#define R_00B04C_SPI_SHADER_USER_DATA_PS_7 0x00B04C
#define R_00B050_SPI_SHADER_USER_DATA_PS_8 0x00B050
#define R_00B054_SPI_SHADER_USER_DATA_PS_9 0x00B054
#define R_00B058_SPI_SHADER_USER_DATA_PS_10 0x00B058
#define R_00B05C_SPI_SHADER_USER_DATA_PS_11 0x00B05C
#define R_00B060_SPI_SHADER_USER_DATA_PS_12 0x00B060
#define R_00B064_SPI_SHADER_USER_DATA_PS_13 0x00B064
#define R_00B068_SPI_SHADER_USER_DATA_PS_14 0x00B068
#define R_00B06C_SPI_SHADER_USER_DATA_PS_15 0x00B06C
#define R_00B100_SPI_SHADER_TBA_LO_VS 0x00B100
#define R_00B104_SPI_SHADER_TBA_HI_VS 0x00B104
#define S_00B104_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B104_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B104_MEM_BASE 0xFFFFFF00
#define R_00B108_SPI_SHADER_TMA_LO_VS 0x00B108
#define R_00B10C_SPI_SHADER_TMA_HI_VS 0x00B10C
#define S_00B10C_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B10C_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B10C_MEM_BASE 0xFFFFFF00
/* CIK */
#define R_00B118_SPI_SHADER_PGM_RSRC3_VS 0x00B118
#define S_00B118_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_00B118_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_00B118_CU_EN 0xFFFF0000
#define S_00B118_WAVE_LIMIT(x) (((x) & 0x3F) << 16)
#define G_00B118_WAVE_LIMIT(x) (((x) >> 16) & 0x3F)
#define C_00B118_WAVE_LIMIT 0xFFC0FFFF
#define S_00B118_LOCK_LOW_THRESHOLD(x) (((x) & 0x0F) << 22)
#define G_00B118_LOCK_LOW_THRESHOLD(x) (((x) >> 22) & 0x0F)
#define C_00B118_LOCK_LOW_THRESHOLD 0xFC3FFFFF
#define R_00B11C_SPI_SHADER_LATE_ALLOC_VS 0x00B11C
#define S_00B11C_LIMIT(x) (((x) & 0x3F) << 0)
#define G_00B11C_LIMIT(x) (((x) >> 0) & 0x3F)
#define C_00B11C_LIMIT 0xFFFFFFC0
/* */
#define R_00B120_SPI_SHADER_PGM_LO_VS 0x00B120
#define R_00B124_SPI_SHADER_PGM_HI_VS 0x00B124
#define S_00B124_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B124_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B124_MEM_BASE 0xFFFFFF00
#define R_00B128_SPI_SHADER_PGM_RSRC1_VS 0x00B128
#define S_00B128_VGPRS(x) (((x) & 0x3F) << 0)
#define G_00B128_VGPRS(x) (((x) >> 0) & 0x3F)
#define C_00B128_VGPRS 0xFFFFFFC0
#define S_00B128_SGPRS(x) (((x) & 0x0F) << 6)
#define G_00B128_SGPRS(x) (((x) >> 6) & 0x0F)
#define C_00B128_SGPRS 0xFFFFFC3F
#define S_00B128_PRIORITY(x) (((x) & 0x03) << 10)
#define G_00B128_PRIORITY(x) (((x) >> 10) & 0x03)
#define C_00B128_PRIORITY 0xFFFFF3FF
#define S_00B128_FLOAT_MODE(x) (((x) & 0xFF) << 12)
#define G_00B128_FLOAT_MODE(x) (((x) >> 12) & 0xFF)
#define C_00B128_FLOAT_MODE 0xFFF00FFF
#define S_00B128_PRIV(x) (((x) & 0x1) << 20)
#define G_00B128_PRIV(x) (((x) >> 20) & 0x1)
#define C_00B128_PRIV 0xFFEFFFFF
#define S_00B128_DX10_CLAMP(x) (((x) & 0x1) << 21)
#define G_00B128_DX10_CLAMP(x) (((x) >> 21) & 0x1)
#define C_00B128_DX10_CLAMP 0xFFDFFFFF
#define S_00B128_DEBUG_MODE(x) (((x) & 0x1) << 22)
#define G_00B128_DEBUG_MODE(x) (((x) >> 22) & 0x1)
#define C_00B128_DEBUG_MODE 0xFFBFFFFF
#define S_00B128_IEEE_MODE(x) (((x) & 0x1) << 23)
#define G_00B128_IEEE_MODE(x) (((x) >> 23) & 0x1)
#define C_00B128_IEEE_MODE 0xFF7FFFFF
#define S_00B128_VGPR_COMP_CNT(x) (((x) & 0x03) << 24)
#define G_00B128_VGPR_COMP_CNT(x) (((x) >> 24) & 0x03)
#define C_00B128_VGPR_COMP_CNT 0xFCFFFFFF
#define S_00B128_CU_GROUP_ENABLE(x) (((x) & 0x1) << 26)
#define G_00B128_CU_GROUP_ENABLE(x) (((x) >> 26) & 0x1)
#define C_00B128_CU_GROUP_ENABLE 0xFBFFFFFF
/* CIK */
#define S_00B128_CACHE_CTL(x) (((x) & 0x07) << 27)
#define G_00B128_CACHE_CTL(x) (((x) >> 27) & 0x07)
#define C_00B128_CACHE_CTL 0xC7FFFFFF
#define S_00B128_CDBG_USER(x) (((x) & 0x1) << 30)
#define G_00B128_CDBG_USER(x) (((x) >> 30) & 0x1)
#define C_00B128_CDBG_USER 0xBFFFFFFF
/* */
#define R_00B12C_SPI_SHADER_PGM_RSRC2_VS 0x00B12C
#define S_00B12C_SCRATCH_EN(x) (((x) & 0x1) << 0)
#define G_00B12C_SCRATCH_EN(x) (((x) >> 0) & 0x1)
#define C_00B12C_SCRATCH_EN 0xFFFFFFFE
#define S_00B12C_USER_SGPR(x) (((x) & 0x1F) << 1)
#define G_00B12C_USER_SGPR(x) (((x) >> 1) & 0x1F)
#define C_00B12C_USER_SGPR 0xFFFFFFC1
#define S_00B12C_TRAP_PRESENT(x) (((x) & 0x1) << 6)
#define G_00B12C_TRAP_PRESENT(x) (((x) >> 6) & 0x1)
#define C_00B12C_TRAP_PRESENT 0xFFFFFFBF
#define S_00B12C_OC_LDS_EN(x) (((x) & 0x1) << 7)
#define G_00B12C_OC_LDS_EN(x) (((x) >> 7) & 0x1)
#define C_00B12C_OC_LDS_EN 0xFFFFFF7F
#define S_00B12C_SO_BASE0_EN(x) (((x) & 0x1) << 8)
#define G_00B12C_SO_BASE0_EN(x) (((x) >> 8) & 0x1)
#define C_00B12C_SO_BASE0_EN 0xFFFFFEFF
#define S_00B12C_SO_BASE1_EN(x) (((x) & 0x1) << 9)
#define G_00B12C_SO_BASE1_EN(x) (((x) >> 9) & 0x1)
#define C_00B12C_SO_BASE1_EN 0xFFFFFDFF
#define S_00B12C_SO_BASE2_EN(x) (((x) & 0x1) << 10)
#define G_00B12C_SO_BASE2_EN(x) (((x) >> 10) & 0x1)
#define C_00B12C_SO_BASE2_EN 0xFFFFFBFF
#define S_00B12C_SO_BASE3_EN(x) (((x) & 0x1) << 11)
#define G_00B12C_SO_BASE3_EN(x) (((x) >> 11) & 0x1)
#define C_00B12C_SO_BASE3_EN 0xFFFFF7FF
#define S_00B12C_SO_EN(x) (((x) & 0x1) << 12)
#define G_00B12C_SO_EN(x) (((x) >> 12) & 0x1)
#define C_00B12C_SO_EN 0xFFFFEFFF
#define S_00B12C_EXCP_EN(x) (((x) & 0x7F) << 13) /* mask is 0x1FF on CIK */
#define G_00B12C_EXCP_EN(x) (((x) >> 13) & 0x7F) /* mask is 0x1FF on CIK */
#define C_00B12C_EXCP_EN 0xFFF01FFF /* mask is 0x1FF on CIK */
#define S_00B12C_EXCP_EN_CIK(x) (((x) & 0x1FF) << 13)
#define G_00B12C_EXCP_EN_CIK(x) (((x) >> 13) & 0x1FF)
#define C_00B12C_EXCP_EN_CIK 0xFFC01FFF
/* VI */
#define S_00B12C_DISPATCH_DRAW_EN(x) (((x) & 0x1) << 24)
#define G_00B12C_DISPATCH_DRAW_EN(x) (((x) >> 24) & 0x1)
#define C_00B12C_DISPATCH_DRAW_EN 0xFEFFFFFF
/* */
#define R_00B130_SPI_SHADER_USER_DATA_VS_0 0x00B130
#define R_00B134_SPI_SHADER_USER_DATA_VS_1 0x00B134
#define R_00B138_SPI_SHADER_USER_DATA_VS_2 0x00B138
#define R_00B13C_SPI_SHADER_USER_DATA_VS_3 0x00B13C
#define R_00B140_SPI_SHADER_USER_DATA_VS_4 0x00B140
#define R_00B144_SPI_SHADER_USER_DATA_VS_5 0x00B144
#define R_00B148_SPI_SHADER_USER_DATA_VS_6 0x00B148
#define R_00B14C_SPI_SHADER_USER_DATA_VS_7 0x00B14C
#define R_00B150_SPI_SHADER_USER_DATA_VS_8 0x00B150
#define R_00B154_SPI_SHADER_USER_DATA_VS_9 0x00B154
#define R_00B158_SPI_SHADER_USER_DATA_VS_10 0x00B158
#define R_00B15C_SPI_SHADER_USER_DATA_VS_11 0x00B15C
#define R_00B160_SPI_SHADER_USER_DATA_VS_12 0x00B160
#define R_00B164_SPI_SHADER_USER_DATA_VS_13 0x00B164
#define R_00B168_SPI_SHADER_USER_DATA_VS_14 0x00B168
#define R_00B16C_SPI_SHADER_USER_DATA_VS_15 0x00B16C
#define R_00B200_SPI_SHADER_TBA_LO_GS 0x00B200
#define R_00B204_SPI_SHADER_TBA_HI_GS 0x00B204
#define S_00B204_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B204_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B204_MEM_BASE 0xFFFFFF00
#define R_00B208_SPI_SHADER_TMA_LO_GS 0x00B208
#define R_00B20C_SPI_SHADER_TMA_HI_GS 0x00B20C
#define S_00B20C_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B20C_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B20C_MEM_BASE 0xFFFFFF00
/* CIK */
#define R_00B21C_SPI_SHADER_PGM_RSRC3_GS 0x00B21C
#define S_00B21C_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_00B21C_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_00B21C_CU_EN 0xFFFF0000
#define S_00B21C_WAVE_LIMIT(x) (((x) & 0x3F) << 16)
#define G_00B21C_WAVE_LIMIT(x) (((x) >> 16) & 0x3F)
#define C_00B21C_WAVE_LIMIT 0xFFC0FFFF
#define S_00B21C_LOCK_LOW_THRESHOLD(x) (((x) & 0x0F) << 22)
#define G_00B21C_LOCK_LOW_THRESHOLD(x) (((x) >> 22) & 0x0F)
#define C_00B21C_LOCK_LOW_THRESHOLD 0xFC3FFFFF
/* */
/* VI */
#define S_00B21C_GROUP_FIFO_DEPTH(x) (((x) & 0x3F) << 26)
#define G_00B21C_GROUP_FIFO_DEPTH(x) (((x) >> 26) & 0x3F)
#define C_00B21C_GROUP_FIFO_DEPTH 0x03FFFFFF
/* */
#define R_00B220_SPI_SHADER_PGM_LO_GS 0x00B220
#define R_00B224_SPI_SHADER_PGM_HI_GS 0x00B224
#define S_00B224_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B224_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B224_MEM_BASE 0xFFFFFF00
#define R_00B228_SPI_SHADER_PGM_RSRC1_GS 0x00B228
#define S_00B228_VGPRS(x) (((x) & 0x3F) << 0)
#define G_00B228_VGPRS(x) (((x) >> 0) & 0x3F)
#define C_00B228_VGPRS 0xFFFFFFC0
#define S_00B228_SGPRS(x) (((x) & 0x0F) << 6)
#define G_00B228_SGPRS(x) (((x) >> 6) & 0x0F)
#define C_00B228_SGPRS 0xFFFFFC3F
#define S_00B228_PRIORITY(x) (((x) & 0x03) << 10)
#define G_00B228_PRIORITY(x) (((x) >> 10) & 0x03)
#define C_00B228_PRIORITY 0xFFFFF3FF
#define S_00B228_FLOAT_MODE(x) (((x) & 0xFF) << 12)
#define G_00B228_FLOAT_MODE(x) (((x) >> 12) & 0xFF)
#define C_00B228_FLOAT_MODE 0xFFF00FFF
#define S_00B228_PRIV(x) (((x) & 0x1) << 20)
#define G_00B228_PRIV(x) (((x) >> 20) & 0x1)
#define C_00B228_PRIV 0xFFEFFFFF
#define S_00B228_DX10_CLAMP(x) (((x) & 0x1) << 21)
#define G_00B228_DX10_CLAMP(x) (((x) >> 21) & 0x1)
#define C_00B228_DX10_CLAMP 0xFFDFFFFF
#define S_00B228_DEBUG_MODE(x) (((x) & 0x1) << 22)
#define G_00B228_DEBUG_MODE(x) (((x) >> 22) & 0x1)
#define C_00B228_DEBUG_MODE 0xFFBFFFFF
#define S_00B228_IEEE_MODE(x) (((x) & 0x1) << 23)
#define G_00B228_IEEE_MODE(x) (((x) >> 23) & 0x1)
#define C_00B228_IEEE_MODE 0xFF7FFFFF
#define S_00B228_CU_GROUP_ENABLE(x) (((x) & 0x1) << 24)
#define G_00B228_CU_GROUP_ENABLE(x) (((x) >> 24) & 0x1)
#define C_00B228_CU_GROUP_ENABLE 0xFEFFFFFF
/* CIK */
#define S_00B228_CACHE_CTL(x) (((x) & 0x07) << 25)
#define G_00B228_CACHE_CTL(x) (((x) >> 25) & 0x07)
#define C_00B228_CACHE_CTL 0xF1FFFFFF
#define S_00B228_CDBG_USER(x) (((x) & 0x1) << 28)
#define G_00B228_CDBG_USER(x) (((x) >> 28) & 0x1)
#define C_00B228_CDBG_USER 0xEFFFFFFF
/* */
#define R_00B22C_SPI_SHADER_PGM_RSRC2_GS 0x00B22C
#define S_00B22C_SCRATCH_EN(x) (((x) & 0x1) << 0)
#define G_00B22C_SCRATCH_EN(x) (((x) >> 0) & 0x1)
#define C_00B22C_SCRATCH_EN 0xFFFFFFFE
#define S_00B22C_USER_SGPR(x) (((x) & 0x1F) << 1)
#define G_00B22C_USER_SGPR(x) (((x) >> 1) & 0x1F)
#define C_00B22C_USER_SGPR 0xFFFFFFC1
#define S_00B22C_TRAP_PRESENT(x) (((x) & 0x1) << 6)
#define G_00B22C_TRAP_PRESENT(x) (((x) >> 6) & 0x1)
#define C_00B22C_TRAP_PRESENT 0xFFFFFFBF
#define S_00B22C_EXCP_EN(x) (((x) & 0x7F) << 7) /* mask is 0x1FF on CIK */
#define G_00B22C_EXCP_EN(x) (((x) >> 7) & 0x7F) /* mask is 0x1FF on CIK */
#define C_00B22C_EXCP_EN 0xFFFFC07F /* mask is 0x1FF on CIK */
#define S_00B22C_EXCP_EN_CIK(x) (((x) & 0x1FF) << 7)
#define G_00B22C_EXCP_EN_CIK(x) (((x) >> 7) & 0x1FF)
#define C_00B22C_EXCP_EN_CIK 0xFFFF007F
#define R_00B230_SPI_SHADER_USER_DATA_GS_0 0x00B230
#define R_00B234_SPI_SHADER_USER_DATA_GS_1 0x00B234
#define R_00B238_SPI_SHADER_USER_DATA_GS_2 0x00B238
#define R_00B23C_SPI_SHADER_USER_DATA_GS_3 0x00B23C
#define R_00B240_SPI_SHADER_USER_DATA_GS_4 0x00B240
#define R_00B244_SPI_SHADER_USER_DATA_GS_5 0x00B244
#define R_00B248_SPI_SHADER_USER_DATA_GS_6 0x00B248
#define R_00B24C_SPI_SHADER_USER_DATA_GS_7 0x00B24C
#define R_00B250_SPI_SHADER_USER_DATA_GS_8 0x00B250
#define R_00B254_SPI_SHADER_USER_DATA_GS_9 0x00B254
#define R_00B258_SPI_SHADER_USER_DATA_GS_10 0x00B258
#define R_00B25C_SPI_SHADER_USER_DATA_GS_11 0x00B25C
#define R_00B260_SPI_SHADER_USER_DATA_GS_12 0x00B260
#define R_00B264_SPI_SHADER_USER_DATA_GS_13 0x00B264
#define R_00B268_SPI_SHADER_USER_DATA_GS_14 0x00B268
#define R_00B26C_SPI_SHADER_USER_DATA_GS_15 0x00B26C
#define R_00B300_SPI_SHADER_TBA_LO_ES 0x00B300
#define R_00B304_SPI_SHADER_TBA_HI_ES 0x00B304
#define S_00B304_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B304_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B304_MEM_BASE 0xFFFFFF00
#define R_00B308_SPI_SHADER_TMA_LO_ES 0x00B308
#define R_00B30C_SPI_SHADER_TMA_HI_ES 0x00B30C
#define S_00B30C_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B30C_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B30C_MEM_BASE 0xFFFFFF00
/* CIK */
#define R_00B31C_SPI_SHADER_PGM_RSRC3_ES 0x00B31C
#define S_00B31C_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_00B31C_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_00B31C_CU_EN 0xFFFF0000
#define S_00B31C_WAVE_LIMIT(x) (((x) & 0x3F) << 16)
#define G_00B31C_WAVE_LIMIT(x) (((x) >> 16) & 0x3F)
#define C_00B31C_WAVE_LIMIT 0xFFC0FFFF
#define S_00B31C_LOCK_LOW_THRESHOLD(x) (((x) & 0x0F) << 22)
#define G_00B31C_LOCK_LOW_THRESHOLD(x) (((x) >> 22) & 0x0F)
#define C_00B31C_LOCK_LOW_THRESHOLD 0xFC3FFFFF
/* */
/* VI */
#define S_00B31C_GROUP_FIFO_DEPTH(x) (((x) & 0x3F) << 26)
#define G_00B31C_GROUP_FIFO_DEPTH(x) (((x) >> 26) & 0x3F)
#define C_00B31C_GROUP_FIFO_DEPTH 0x03FFFFFF
/* */
#define R_00B320_SPI_SHADER_PGM_LO_ES 0x00B320
#define R_00B324_SPI_SHADER_PGM_HI_ES 0x00B324
#define S_00B324_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B324_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B324_MEM_BASE 0xFFFFFF00
#define R_00B328_SPI_SHADER_PGM_RSRC1_ES 0x00B328
#define S_00B328_VGPRS(x) (((x) & 0x3F) << 0)
#define G_00B328_VGPRS(x) (((x) >> 0) & 0x3F)
#define C_00B328_VGPRS 0xFFFFFFC0
#define S_00B328_SGPRS(x) (((x) & 0x0F) << 6)
#define G_00B328_SGPRS(x) (((x) >> 6) & 0x0F)
#define C_00B328_SGPRS 0xFFFFFC3F
#define S_00B328_PRIORITY(x) (((x) & 0x03) << 10)
#define G_00B328_PRIORITY(x) (((x) >> 10) & 0x03)
#define C_00B328_PRIORITY 0xFFFFF3FF
#define S_00B328_FLOAT_MODE(x) (((x) & 0xFF) << 12)
#define G_00B328_FLOAT_MODE(x) (((x) >> 12) & 0xFF)
#define C_00B328_FLOAT_MODE 0xFFF00FFF
#define S_00B328_PRIV(x) (((x) & 0x1) << 20)
#define G_00B328_PRIV(x) (((x) >> 20) & 0x1)
#define C_00B328_PRIV 0xFFEFFFFF
#define S_00B328_DX10_CLAMP(x) (((x) & 0x1) << 21)
#define G_00B328_DX10_CLAMP(x) (((x) >> 21) & 0x1)
#define C_00B328_DX10_CLAMP 0xFFDFFFFF
#define S_00B328_DEBUG_MODE(x) (((x) & 0x1) << 22)
#define G_00B328_DEBUG_MODE(x) (((x) >> 22) & 0x1)
#define C_00B328_DEBUG_MODE 0xFFBFFFFF
#define S_00B328_IEEE_MODE(x) (((x) & 0x1) << 23)
#define G_00B328_IEEE_MODE(x) (((x) >> 23) & 0x1)
#define C_00B328_IEEE_MODE 0xFF7FFFFF
#define S_00B328_VGPR_COMP_CNT(x) (((x) & 0x03) << 24)
#define G_00B328_VGPR_COMP_CNT(x) (((x) >> 24) & 0x03)
#define C_00B328_VGPR_COMP_CNT 0xFCFFFFFF
#define S_00B328_CU_GROUP_ENABLE(x) (((x) & 0x1) << 26)
#define G_00B328_CU_GROUP_ENABLE(x) (((x) >> 26) & 0x1)
#define C_00B328_CU_GROUP_ENABLE 0xFBFFFFFF
/* CIK */
#define S_00B328_CACHE_CTL(x) (((x) & 0x07) << 27)
#define G_00B328_CACHE_CTL(x) (((x) >> 27) & 0x07)
#define C_00B328_CACHE_CTL 0xC7FFFFFF
#define S_00B328_CDBG_USER(x) (((x) & 0x1) << 30)
#define G_00B328_CDBG_USER(x) (((x) >> 30) & 0x1)
#define C_00B328_CDBG_USER 0xBFFFFFFF
/* */
#define R_00B32C_SPI_SHADER_PGM_RSRC2_ES 0x00B32C
#define S_00B32C_SCRATCH_EN(x) (((x) & 0x1) << 0)
#define G_00B32C_SCRATCH_EN(x) (((x) >> 0) & 0x1)
#define C_00B32C_SCRATCH_EN 0xFFFFFFFE
#define S_00B32C_USER_SGPR(x) (((x) & 0x1F) << 1)
#define G_00B32C_USER_SGPR(x) (((x) >> 1) & 0x1F)
#define C_00B32C_USER_SGPR 0xFFFFFFC1
#define S_00B32C_TRAP_PRESENT(x) (((x) & 0x1) << 6)
#define G_00B32C_TRAP_PRESENT(x) (((x) >> 6) & 0x1)
#define C_00B32C_TRAP_PRESENT 0xFFFFFFBF
#define S_00B32C_OC_LDS_EN(x) (((x) & 0x1) << 7)
#define G_00B32C_OC_LDS_EN(x) (((x) >> 7) & 0x1)
#define C_00B32C_OC_LDS_EN 0xFFFFFF7F
#define S_00B32C_EXCP_EN(x) (((x) & 0x7F) << 8) /* mask is 0x1FF on CIK */
#define G_00B32C_EXCP_EN(x) (((x) >> 8) & 0x7F) /* mask is 0x1FF on CIK */
#define C_00B32C_EXCP_EN 0xFFFF80FF /* mask is 0x1FF on CIK */
#define S_00B32C_LDS_SIZE(x) (((x) & 0x1FF) << 20) /* CIK, for on-chip GS */
#define G_00B32C_LDS_SIZE(x) (((x) >> 20) & 0x1FF) /* CIK, for on-chip GS */
#define C_00B32C_LDS_SIZE 0xE00FFFFF /* CIK, for on-chip GS */
#define R_00B330_SPI_SHADER_USER_DATA_ES_0 0x00B330
#define R_00B334_SPI_SHADER_USER_DATA_ES_1 0x00B334
#define R_00B338_SPI_SHADER_USER_DATA_ES_2 0x00B338
#define R_00B33C_SPI_SHADER_USER_DATA_ES_3 0x00B33C
#define R_00B340_SPI_SHADER_USER_DATA_ES_4 0x00B340
#define R_00B344_SPI_SHADER_USER_DATA_ES_5 0x00B344
#define R_00B348_SPI_SHADER_USER_DATA_ES_6 0x00B348
#define R_00B34C_SPI_SHADER_USER_DATA_ES_7 0x00B34C
#define R_00B350_SPI_SHADER_USER_DATA_ES_8 0x00B350
#define R_00B354_SPI_SHADER_USER_DATA_ES_9 0x00B354
#define R_00B358_SPI_SHADER_USER_DATA_ES_10 0x00B358
#define R_00B35C_SPI_SHADER_USER_DATA_ES_11 0x00B35C
#define R_00B360_SPI_SHADER_USER_DATA_ES_12 0x00B360
#define R_00B364_SPI_SHADER_USER_DATA_ES_13 0x00B364
#define R_00B368_SPI_SHADER_USER_DATA_ES_14 0x00B368
#define R_00B36C_SPI_SHADER_USER_DATA_ES_15 0x00B36C
#define R_00B400_SPI_SHADER_TBA_LO_HS 0x00B400
#define R_00B404_SPI_SHADER_TBA_HI_HS 0x00B404
#define S_00B404_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B404_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B404_MEM_BASE 0xFFFFFF00
#define R_00B408_SPI_SHADER_TMA_LO_HS 0x00B408
#define R_00B40C_SPI_SHADER_TMA_HI_HS 0x00B40C
#define S_00B40C_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B40C_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B40C_MEM_BASE 0xFFFFFF00
/* CIK */
#define R_00B41C_SPI_SHADER_PGM_RSRC3_HS 0x00B41C
#define S_00B41C_WAVE_LIMIT(x) (((x) & 0x3F) << 0)
#define G_00B41C_WAVE_LIMIT(x) (((x) >> 0) & 0x3F)
#define C_00B41C_WAVE_LIMIT 0xFFFFFFC0
#define S_00B41C_LOCK_LOW_THRESHOLD(x) (((x) & 0x0F) << 6)
#define G_00B41C_LOCK_LOW_THRESHOLD(x) (((x) >> 6) & 0x0F)
#define C_00B41C_LOCK_LOW_THRESHOLD 0xFFFFFC3F
/* */
/* VI */
#define S_00B41C_GROUP_FIFO_DEPTH(x) (((x) & 0x3F) << 10)
#define G_00B41C_GROUP_FIFO_DEPTH(x) (((x) >> 10) & 0x3F)
#define C_00B41C_GROUP_FIFO_DEPTH 0xFFFF03FF
/* */
#define R_00B420_SPI_SHADER_PGM_LO_HS 0x00B420
#define R_00B424_SPI_SHADER_PGM_HI_HS 0x00B424
#define S_00B424_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B424_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B424_MEM_BASE 0xFFFFFF00
#define R_00B428_SPI_SHADER_PGM_RSRC1_HS 0x00B428
#define S_00B428_VGPRS(x) (((x) & 0x3F) << 0)
#define G_00B428_VGPRS(x) (((x) >> 0) & 0x3F)
#define C_00B428_VGPRS 0xFFFFFFC0
#define S_00B428_SGPRS(x) (((x) & 0x0F) << 6)
#define G_00B428_SGPRS(x) (((x) >> 6) & 0x0F)
#define C_00B428_SGPRS 0xFFFFFC3F
#define S_00B428_PRIORITY(x) (((x) & 0x03) << 10)
#define G_00B428_PRIORITY(x) (((x) >> 10) & 0x03)
#define C_00B428_PRIORITY 0xFFFFF3FF
#define S_00B428_FLOAT_MODE(x) (((x) & 0xFF) << 12)
#define G_00B428_FLOAT_MODE(x) (((x) >> 12) & 0xFF)
#define C_00B428_FLOAT_MODE 0xFFF00FFF
#define S_00B428_PRIV(x) (((x) & 0x1) << 20)
#define G_00B428_PRIV(x) (((x) >> 20) & 0x1)
#define C_00B428_PRIV 0xFFEFFFFF
#define S_00B428_DX10_CLAMP(x) (((x) & 0x1) << 21)
#define G_00B428_DX10_CLAMP(x) (((x) >> 21) & 0x1)
#define C_00B428_DX10_CLAMP 0xFFDFFFFF
#define S_00B428_DEBUG_MODE(x) (((x) & 0x1) << 22)
#define G_00B428_DEBUG_MODE(x) (((x) >> 22) & 0x1)
#define C_00B428_DEBUG_MODE 0xFFBFFFFF
#define S_00B428_IEEE_MODE(x) (((x) & 0x1) << 23)
#define G_00B428_IEEE_MODE(x) (((x) >> 23) & 0x1)
#define C_00B428_IEEE_MODE 0xFF7FFFFF
/* CIK */
#define S_00B428_CACHE_CTL(x) (((x) & 0x07) << 24)
#define G_00B428_CACHE_CTL(x) (((x) >> 24) & 0x07)
#define C_00B428_CACHE_CTL 0xF8FFFFFF
#define S_00B428_CDBG_USER(x) (((x) & 0x1) << 27)
#define G_00B428_CDBG_USER(x) (((x) >> 27) & 0x1)
#define C_00B428_CDBG_USER 0xF7FFFFFF
/* */
#define R_00B42C_SPI_SHADER_PGM_RSRC2_HS 0x00B42C
#define S_00B42C_SCRATCH_EN(x) (((x) & 0x1) << 0)
#define G_00B42C_SCRATCH_EN(x) (((x) >> 0) & 0x1)
#define C_00B42C_SCRATCH_EN 0xFFFFFFFE
#define S_00B42C_USER_SGPR(x) (((x) & 0x1F) << 1)
#define G_00B42C_USER_SGPR(x) (((x) >> 1) & 0x1F)
#define C_00B42C_USER_SGPR 0xFFFFFFC1
#define S_00B42C_TRAP_PRESENT(x) (((x) & 0x1) << 6)
#define G_00B42C_TRAP_PRESENT(x) (((x) >> 6) & 0x1)
#define C_00B42C_TRAP_PRESENT 0xFFFFFFBF
#define S_00B42C_OC_LDS_EN(x) (((x) & 0x1) << 7)
#define G_00B42C_OC_LDS_EN(x) (((x) >> 7) & 0x1)
#define C_00B42C_OC_LDS_EN 0xFFFFFF7F
#define S_00B42C_TG_SIZE_EN(x) (((x) & 0x1) << 8)
#define G_00B42C_TG_SIZE_EN(x) (((x) >> 8) & 0x1)
#define C_00B42C_TG_SIZE_EN 0xFFFFFEFF
#define S_00B42C_EXCP_EN(x) (((x) & 0x7F) << 9) /* mask is 0x1FF on CIK */
#define G_00B42C_EXCP_EN(x) (((x) >> 9) & 0x7F) /* mask is 0x1FF on CIK */
#define C_00B42C_EXCP_EN 0xFFFF01FF /* mask is 0x1FF on CIK */
#define R_00B430_SPI_SHADER_USER_DATA_HS_0 0x00B430
#define R_00B434_SPI_SHADER_USER_DATA_HS_1 0x00B434
#define R_00B438_SPI_SHADER_USER_DATA_HS_2 0x00B438
#define R_00B43C_SPI_SHADER_USER_DATA_HS_3 0x00B43C
#define R_00B440_SPI_SHADER_USER_DATA_HS_4 0x00B440
#define R_00B444_SPI_SHADER_USER_DATA_HS_5 0x00B444
#define R_00B448_SPI_SHADER_USER_DATA_HS_6 0x00B448
#define R_00B44C_SPI_SHADER_USER_DATA_HS_7 0x00B44C
#define R_00B450_SPI_SHADER_USER_DATA_HS_8 0x00B450
#define R_00B454_SPI_SHADER_USER_DATA_HS_9 0x00B454
#define R_00B458_SPI_SHADER_USER_DATA_HS_10 0x00B458
#define R_00B45C_SPI_SHADER_USER_DATA_HS_11 0x00B45C
#define R_00B460_SPI_SHADER_USER_DATA_HS_12 0x00B460
#define R_00B464_SPI_SHADER_USER_DATA_HS_13 0x00B464
#define R_00B468_SPI_SHADER_USER_DATA_HS_14 0x00B468
#define R_00B46C_SPI_SHADER_USER_DATA_HS_15 0x00B46C
#define R_00B500_SPI_SHADER_TBA_LO_LS 0x00B500
#define R_00B504_SPI_SHADER_TBA_HI_LS 0x00B504
#define S_00B504_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B504_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B504_MEM_BASE 0xFFFFFF00
#define R_00B508_SPI_SHADER_TMA_LO_LS 0x00B508
#define R_00B50C_SPI_SHADER_TMA_HI_LS 0x00B50C
#define S_00B50C_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B50C_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B50C_MEM_BASE 0xFFFFFF00
/* CIK */
#define R_00B51C_SPI_SHADER_PGM_RSRC3_LS 0x00B51C
#define S_00B51C_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_00B51C_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_00B51C_CU_EN 0xFFFF0000
#define S_00B51C_WAVE_LIMIT(x) (((x) & 0x3F) << 16)
#define G_00B51C_WAVE_LIMIT(x) (((x) >> 16) & 0x3F)
#define C_00B51C_WAVE_LIMIT 0xFFC0FFFF
#define S_00B51C_LOCK_LOW_THRESHOLD(x) (((x) & 0x0F) << 22)
#define G_00B51C_LOCK_LOW_THRESHOLD(x) (((x) >> 22) & 0x0F)
#define C_00B51C_LOCK_LOW_THRESHOLD 0xFC3FFFFF
/* */
/* VI */
#define S_00B51C_GROUP_FIFO_DEPTH(x) (((x) & 0x3F) << 26)
#define G_00B51C_GROUP_FIFO_DEPTH(x) (((x) >> 26) & 0x3F)
#define C_00B51C_GROUP_FIFO_DEPTH 0x03FFFFFF
/* */
#define R_00B520_SPI_SHADER_PGM_LO_LS 0x00B520
#define R_00B524_SPI_SHADER_PGM_HI_LS 0x00B524
#define S_00B524_MEM_BASE(x) (((x) & 0xFF) << 0)
#define G_00B524_MEM_BASE(x) (((x) >> 0) & 0xFF)
#define C_00B524_MEM_BASE 0xFFFFFF00
#define R_00B528_SPI_SHADER_PGM_RSRC1_LS 0x00B528
#define S_00B528_VGPRS(x) (((x) & 0x3F) << 0)
#define G_00B528_VGPRS(x) (((x) >> 0) & 0x3F)
#define C_00B528_VGPRS 0xFFFFFFC0
#define S_00B528_SGPRS(x) (((x) & 0x0F) << 6)
#define G_00B528_SGPRS(x) (((x) >> 6) & 0x0F)
#define C_00B528_SGPRS 0xFFFFFC3F
#define S_00B528_PRIORITY(x) (((x) & 0x03) << 10)
#define G_00B528_PRIORITY(x) (((x) >> 10) & 0x03)
#define C_00B528_PRIORITY 0xFFFFF3FF
#define S_00B528_FLOAT_MODE(x) (((x) & 0xFF) << 12)
#define G_00B528_FLOAT_MODE(x) (((x) >> 12) & 0xFF)
#define C_00B528_FLOAT_MODE 0xFFF00FFF
#define S_00B528_PRIV(x) (((x) & 0x1) << 20)
#define G_00B528_PRIV(x) (((x) >> 20) & 0x1)
#define C_00B528_PRIV 0xFFEFFFFF
#define S_00B528_DX10_CLAMP(x) (((x) & 0x1) << 21)
#define G_00B528_DX10_CLAMP(x) (((x) >> 21) & 0x1)
#define C_00B528_DX10_CLAMP 0xFFDFFFFF
#define S_00B528_DEBUG_MODE(x) (((x) & 0x1) << 22)
#define G_00B528_DEBUG_MODE(x) (((x) >> 22) & 0x1)
#define C_00B528_DEBUG_MODE 0xFFBFFFFF
#define S_00B528_IEEE_MODE(x) (((x) & 0x1) << 23)
#define G_00B528_IEEE_MODE(x) (((x) >> 23) & 0x1)
#define C_00B528_IEEE_MODE 0xFF7FFFFF
#define S_00B528_VGPR_COMP_CNT(x) (((x) & 0x03) << 24)
#define G_00B528_VGPR_COMP_CNT(x) (((x) >> 24) & 0x03)
#define C_00B528_VGPR_COMP_CNT 0xFCFFFFFF
/* CIK */
#define S_00B528_CACHE_CTL(x) (((x) & 0x07) << 26)
#define G_00B528_CACHE_CTL(x) (((x) >> 26) & 0x07)
#define C_00B528_CACHE_CTL 0xE3FFFFFF
#define S_00B528_CDBG_USER(x) (((x) & 0x1) << 29)
#define G_00B528_CDBG_USER(x) (((x) >> 29) & 0x1)
#define C_00B528_CDBG_USER 0xDFFFFFFF
/* */
#define R_00B52C_SPI_SHADER_PGM_RSRC2_LS 0x00B52C
#define S_00B52C_SCRATCH_EN(x) (((x) & 0x1) << 0)
#define G_00B52C_SCRATCH_EN(x) (((x) >> 0) & 0x1)
#define C_00B52C_SCRATCH_EN 0xFFFFFFFE
#define S_00B52C_USER_SGPR(x) (((x) & 0x1F) << 1)
#define G_00B52C_USER_SGPR(x) (((x) >> 1) & 0x1F)
#define C_00B52C_USER_SGPR 0xFFFFFFC1
#define S_00B52C_TRAP_PRESENT(x) (((x) & 0x1) << 6)
#define G_00B52C_TRAP_PRESENT(x) (((x) >> 6) & 0x1)
#define C_00B52C_TRAP_PRESENT 0xFFFFFFBF
#define S_00B52C_LDS_SIZE(x) (((x) & 0x1FF) << 7)
#define G_00B52C_LDS_SIZE(x) (((x) >> 7) & 0x1FF)
#define C_00B52C_LDS_SIZE 0xFFFF007F
#define S_00B52C_EXCP_EN(x) (((x) & 0x7F) << 16) /* mask is 0x1FF on CIK */
#define G_00B52C_EXCP_EN(x) (((x) >> 16) & 0x7F) /* mask is 0x1FF on CIK */
#define C_00B52C_EXCP_EN 0xFF80FFFF /* mask is 0x1FF on CIK */
#define R_00B530_SPI_SHADER_USER_DATA_LS_0 0x00B530
#define R_00B534_SPI_SHADER_USER_DATA_LS_1 0x00B534
#define R_00B538_SPI_SHADER_USER_DATA_LS_2 0x00B538
#define R_00B53C_SPI_SHADER_USER_DATA_LS_3 0x00B53C
#define R_00B540_SPI_SHADER_USER_DATA_LS_4 0x00B540
#define R_00B544_SPI_SHADER_USER_DATA_LS_5 0x00B544
#define R_00B548_SPI_SHADER_USER_DATA_LS_6 0x00B548
#define R_00B54C_SPI_SHADER_USER_DATA_LS_7 0x00B54C
#define R_00B550_SPI_SHADER_USER_DATA_LS_8 0x00B550
#define R_00B554_SPI_SHADER_USER_DATA_LS_9 0x00B554
#define R_00B558_SPI_SHADER_USER_DATA_LS_10 0x00B558
#define R_00B55C_SPI_SHADER_USER_DATA_LS_11 0x00B55C
#define R_00B560_SPI_SHADER_USER_DATA_LS_12 0x00B560
#define R_00B564_SPI_SHADER_USER_DATA_LS_13 0x00B564
#define R_00B568_SPI_SHADER_USER_DATA_LS_14 0x00B568
#define R_00B56C_SPI_SHADER_USER_DATA_LS_15 0x00B56C
#define R_00B800_COMPUTE_DISPATCH_INITIATOR 0x00B800
#define S_00B800_COMPUTE_SHADER_EN(x) (((x) & 0x1) << 0)
#define G_00B800_COMPUTE_SHADER_EN(x) (((x) >> 0) & 0x1)
#define C_00B800_COMPUTE_SHADER_EN 0xFFFFFFFE
#define S_00B800_PARTIAL_TG_EN(x) (((x) & 0x1) << 1)
#define G_00B800_PARTIAL_TG_EN(x) (((x) >> 1) & 0x1)
#define C_00B800_PARTIAL_TG_EN 0xFFFFFFFD
#define S_00B800_FORCE_START_AT_000(x) (((x) & 0x1) << 2)
#define G_00B800_FORCE_START_AT_000(x) (((x) >> 2) & 0x1)
#define C_00B800_FORCE_START_AT_000 0xFFFFFFFB
#define S_00B800_ORDERED_APPEND_ENBL(x) (((x) & 0x1) << 3)
#define G_00B800_ORDERED_APPEND_ENBL(x) (((x) >> 3) & 0x1)
#define C_00B800_ORDERED_APPEND_ENBL 0xFFFFFFF7
/* CIK */
#define S_00B800_ORDERED_APPEND_MODE(x) (((x) & 0x1) << 4)
#define G_00B800_ORDERED_APPEND_MODE(x) (((x) >> 4) & 0x1)
#define C_00B800_ORDERED_APPEND_MODE 0xFFFFFFEF
#define S_00B800_USE_THREAD_DIMENSIONS(x) (((x) & 0x1) << 5)
#define G_00B800_USE_THREAD_DIMENSIONS(x) (((x) >> 5) & 0x1)
#define C_00B800_USE_THREAD_DIMENSIONS 0xFFFFFFDF
#define S_00B800_ORDER_MODE(x) (((x) & 0x1) << 6)
#define G_00B800_ORDER_MODE(x) (((x) >> 6) & 0x1)
#define C_00B800_ORDER_MODE 0xFFFFFFBF
#define S_00B800_DISPATCH_CACHE_CNTL(x) (((x) & 0x07) << 7)
#define G_00B800_DISPATCH_CACHE_CNTL(x) (((x) >> 7) & 0x07)
#define C_00B800_DISPATCH_CACHE_CNTL 0xFFFFFC7F
#define S_00B800_SCALAR_L1_INV_VOL(x) (((x) & 0x1) << 10)
#define G_00B800_SCALAR_L1_INV_VOL(x) (((x) >> 10) & 0x1)
#define C_00B800_SCALAR_L1_INV_VOL 0xFFFFFBFF
#define S_00B800_VECTOR_L1_INV_VOL(x) (((x) & 0x1) << 11)
#define G_00B800_VECTOR_L1_INV_VOL(x) (((x) >> 11) & 0x1)
#define C_00B800_VECTOR_L1_INV_VOL 0xFFFFF7FF
#define S_00B800_DATA_ATC(x) (((x) & 0x1) << 12)
#define G_00B800_DATA_ATC(x) (((x) >> 12) & 0x1)
#define C_00B800_DATA_ATC 0xFFFFEFFF
#define S_00B800_RESTORE(x) (((x) & 0x1) << 14)
#define G_00B800_RESTORE(x) (((x) >> 14) & 0x1)
#define C_00B800_RESTORE 0xFFFFBFFF
/* */
#define R_00B804_COMPUTE_DIM_X 0x00B804
#define R_00B808_COMPUTE_DIM_Y 0x00B808
#define R_00B80C_COMPUTE_DIM_Z 0x00B80C
#define R_00B810_COMPUTE_START_X 0x00B810
#define R_00B814_COMPUTE_START_Y 0x00B814
#define R_00B818_COMPUTE_START_Z 0x00B818
#define R_00B81C_COMPUTE_NUM_THREAD_X 0x00B81C
#define S_00B81C_NUM_THREAD_FULL(x) (((x) & 0xFFFF) << 0)
#define G_00B81C_NUM_THREAD_FULL(x) (((x) >> 0) & 0xFFFF)
#define C_00B81C_NUM_THREAD_FULL 0xFFFF0000
#define S_00B81C_NUM_THREAD_PARTIAL(x) (((x) & 0xFFFF) << 16)
#define G_00B81C_NUM_THREAD_PARTIAL(x) (((x) >> 16) & 0xFFFF)
#define C_00B81C_NUM_THREAD_PARTIAL 0x0000FFFF
#define R_00B820_COMPUTE_NUM_THREAD_Y 0x00B820
#define S_00B820_NUM_THREAD_FULL(x) (((x) & 0xFFFF) << 0)
#define G_00B820_NUM_THREAD_FULL(x) (((x) >> 0) & 0xFFFF)
#define C_00B820_NUM_THREAD_FULL 0xFFFF0000
#define S_00B820_NUM_THREAD_PARTIAL(x) (((x) & 0xFFFF) << 16)
#define G_00B820_NUM_THREAD_PARTIAL(x) (((x) >> 16) & 0xFFFF)
#define C_00B820_NUM_THREAD_PARTIAL 0x0000FFFF
#define R_00B824_COMPUTE_NUM_THREAD_Z 0x00B824
#define S_00B824_NUM_THREAD_FULL(x) (((x) & 0xFFFF) << 0)
#define G_00B824_NUM_THREAD_FULL(x) (((x) >> 0) & 0xFFFF)
#define C_00B824_NUM_THREAD_FULL 0xFFFF0000
#define S_00B824_NUM_THREAD_PARTIAL(x) (((x) & 0xFFFF) << 16)
#define G_00B824_NUM_THREAD_PARTIAL(x) (((x) >> 16) & 0xFFFF)
#define C_00B824_NUM_THREAD_PARTIAL 0x0000FFFF
#define R_00B82C_COMPUTE_MAX_WAVE_ID 0x00B82C /* moved to 0xCD20 on CIK */
#define S_00B82C_MAX_WAVE_ID(x) (((x) & 0xFFF) << 0)
#define G_00B82C_MAX_WAVE_ID(x) (((x) >> 0) & 0xFFF)
#define C_00B82C_MAX_WAVE_ID 0xFFFFF000
/* CIK */
#define R_00B828_COMPUTE_PIPELINESTAT_ENABLE 0x00B828
#define S_00B828_PIPELINESTAT_ENABLE(x) (((x) & 0x1) << 0)
#define G_00B828_PIPELINESTAT_ENABLE(x) (((x) >> 0) & 0x1)
#define C_00B828_PIPELINESTAT_ENABLE 0xFFFFFFFE
#define R_00B82C_COMPUTE_PERFCOUNT_ENABLE 0x00B82C
#define S_00B82C_PERFCOUNT_ENABLE(x) (((x) & 0x1) << 0)
#define G_00B82C_PERFCOUNT_ENABLE(x) (((x) >> 0) & 0x1)
#define C_00B82C_PERFCOUNT_ENABLE 0xFFFFFFFE
/* */
#define R_00B830_COMPUTE_PGM_LO 0x00B830
#define R_00B834_COMPUTE_PGM_HI 0x00B834
#define S_00B834_DATA(x) (((x) & 0xFF) << 0)
#define G_00B834_DATA(x) (((x) >> 0) & 0xFF)
#define C_00B834_DATA 0xFFFFFF00
/* CIK */
#define S_00B834_INST_ATC(x) (((x) & 0x1) << 8)
#define G_00B834_INST_ATC(x) (((x) >> 8) & 0x1)
#define C_00B834_INST_ATC 0xFFFFFEFF
/* */
#define R_00B838_COMPUTE_TBA_LO 0x00B838
#define R_00B83C_COMPUTE_TBA_HI 0x00B83C
#define S_00B83C_DATA(x) (((x) & 0xFF) << 0)
#define G_00B83C_DATA(x) (((x) >> 0) & 0xFF)
#define C_00B83C_DATA 0xFFFFFF00
#define R_00B840_COMPUTE_TMA_LO 0x00B840
#define R_00B844_COMPUTE_TMA_HI 0x00B844
#define S_00B844_DATA(x) (((x) & 0xFF) << 0)
#define G_00B844_DATA(x) (((x) >> 0) & 0xFF)
#define C_00B844_DATA 0xFFFFFF00
#define R_00B848_COMPUTE_PGM_RSRC1 0x00B848
#define S_00B848_VGPRS(x) (((x) & 0x3F) << 0)
#define G_00B848_VGPRS(x) (((x) >> 0) & 0x3F)
#define C_00B848_VGPRS 0xFFFFFFC0
#define S_00B848_SGPRS(x) (((x) & 0x0F) << 6)
#define G_00B848_SGPRS(x) (((x) >> 6) & 0x0F)
#define C_00B848_SGPRS 0xFFFFFC3F
#define S_00B848_PRIORITY(x) (((x) & 0x03) << 10)
#define G_00B848_PRIORITY(x) (((x) >> 10) & 0x03)
#define C_00B848_PRIORITY 0xFFFFF3FF
#define S_00B848_FLOAT_MODE(x) (((x) & 0xFF) << 12)
#define G_00B848_FLOAT_MODE(x) (((x) >> 12) & 0xFF)
#define C_00B848_FLOAT_MODE 0xFFF00FFF
#define S_00B848_PRIV(x) (((x) & 0x1) << 20)
#define G_00B848_PRIV(x) (((x) >> 20) & 0x1)
#define C_00B848_PRIV 0xFFEFFFFF
#define S_00B848_DX10_CLAMP(x) (((x) & 0x1) << 21)
#define G_00B848_DX10_CLAMP(x) (((x) >> 21) & 0x1)
#define C_00B848_DX10_CLAMP 0xFFDFFFFF
#define S_00B848_DEBUG_MODE(x) (((x) & 0x1) << 22)
#define G_00B848_DEBUG_MODE(x) (((x) >> 22) & 0x1)
#define C_00B848_DEBUG_MODE 0xFFBFFFFF
#define S_00B848_IEEE_MODE(x) (((x) & 0x1) << 23)
#define G_00B848_IEEE_MODE(x) (((x) >> 23) & 0x1)
#define C_00B848_IEEE_MODE 0xFF7FFFFF
/* CIK */
#define S_00B848_BULKY(x) (((x) & 0x1) << 24)
#define G_00B848_BULKY(x) (((x) >> 24) & 0x1)
#define C_00B848_BULKY 0xFEFFFFFF
#define S_00B848_CDBG_USER(x) (((x) & 0x1) << 25)
#define G_00B848_CDBG_USER(x) (((x) >> 25) & 0x1)
#define C_00B848_CDBG_USER 0xFDFFFFFF
/* */
#define R_00B84C_COMPUTE_PGM_RSRC2 0x00B84C
#define S_00B84C_SCRATCH_EN(x) (((x) & 0x1) << 0)
#define G_00B84C_SCRATCH_EN(x) (((x) >> 0) & 0x1)
#define C_00B84C_SCRATCH_EN 0xFFFFFFFE
#define S_00B84C_USER_SGPR(x) (((x) & 0x1F) << 1)
#define G_00B84C_USER_SGPR(x) (((x) >> 1) & 0x1F)
#define C_00B84C_USER_SGPR 0xFFFFFFC1
#define S_00B84C_TRAP_PRESENT(x) (((x) & 0x1) << 6)
#define G_00B84C_TRAP_PRESENT(x) (((x) >> 6) & 0x1)
#define C_00B84C_TRAP_PRESENT 0xFFFFFFBF
#define S_00B84C_TGID_X_EN(x) (((x) & 0x1) << 7)
#define G_00B84C_TGID_X_EN(x) (((x) >> 7) & 0x1)
#define C_00B84C_TGID_X_EN 0xFFFFFF7F
#define S_00B84C_TGID_Y_EN(x) (((x) & 0x1) << 8)
#define G_00B84C_TGID_Y_EN(x) (((x) >> 8) & 0x1)
#define C_00B84C_TGID_Y_EN 0xFFFFFEFF
#define S_00B84C_TGID_Z_EN(x) (((x) & 0x1) << 9)
#define G_00B84C_TGID_Z_EN(x) (((x) >> 9) & 0x1)
#define C_00B84C_TGID_Z_EN 0xFFFFFDFF
#define S_00B84C_TG_SIZE_EN(x) (((x) & 0x1) << 10)
#define G_00B84C_TG_SIZE_EN(x) (((x) >> 10) & 0x1)
#define C_00B84C_TG_SIZE_EN 0xFFFFFBFF
#define S_00B84C_TIDIG_COMP_CNT(x) (((x) & 0x03) << 11)
#define G_00B84C_TIDIG_COMP_CNT(x) (((x) >> 11) & 0x03)
#define C_00B84C_TIDIG_COMP_CNT 0xFFFFE7FF
/* CIK */
#define S_00B84C_EXCP_EN_MSB(x) (((x) & 0x03) << 13)
#define G_00B84C_EXCP_EN_MSB(x) (((x) >> 13) & 0x03)
#define C_00B84C_EXCP_EN_MSB 0xFFFF9FFF
/* */
#define S_00B84C_LDS_SIZE(x) (((x) & 0x1FF) << 15)
#define G_00B84C_LDS_SIZE(x) (((x) >> 15) & 0x1FF)
#define C_00B84C_LDS_SIZE 0xFF007FFF
#define S_00B84C_EXCP_EN(x) (((x) & 0x7F) << 24)
#define G_00B84C_EXCP_EN(x) (((x) >> 24) & 0x7F)
#define C_00B84C_EXCP_EN 0x80FFFFFF
#define R_00B850_COMPUTE_VMID 0x00B850
#define S_00B850_DATA(x) (((x) & 0x0F) << 0)
#define G_00B850_DATA(x) (((x) >> 0) & 0x0F)
#define C_00B850_DATA 0xFFFFFFF0
#define R_00B854_COMPUTE_RESOURCE_LIMITS 0x00B854
#define S_00B854_WAVES_PER_SH(x) (((x) & 0x3F) << 0) /* mask is 0x3FF on CIK */
#define G_00B854_WAVES_PER_SH(x) (((x) >> 0) & 0x3F) /* mask is 0x3FF on CIK */
#define C_00B854_WAVES_PER_SH 0xFFFFFFC0 /* mask is 0x3FF on CIK */
#define S_00B854_TG_PER_CU(x) (((x) & 0x0F) << 12)
#define G_00B854_TG_PER_CU(x) (((x) >> 12) & 0x0F)
#define C_00B854_TG_PER_CU 0xFFFF0FFF
#define S_00B854_LOCK_THRESHOLD(x) (((x) & 0x3F) << 16)
#define G_00B854_LOCK_THRESHOLD(x) (((x) >> 16) & 0x3F)
#define C_00B854_LOCK_THRESHOLD 0xFFC0FFFF
#define S_00B854_SIMD_DEST_CNTL(x) (((x) & 0x1) << 22)
#define G_00B854_SIMD_DEST_CNTL(x) (((x) >> 22) & 0x1)
#define C_00B854_SIMD_DEST_CNTL 0xFFBFFFFF
/* CIK */
#define S_00B854_FORCE_SIMD_DIST(x) (((x) & 0x1) << 23)
#define G_00B854_FORCE_SIMD_DIST(x) (((x) >> 23) & 0x1)
#define C_00B854_FORCE_SIMD_DIST 0xFF7FFFFF
#define S_00B854_CU_GROUP_COUNT(x) (((x) & 0x07) << 24)
#define G_00B854_CU_GROUP_COUNT(x) (((x) >> 24) & 0x07)
#define C_00B854_CU_GROUP_COUNT 0xF8FFFFFF
/* */
#define R_00B858_COMPUTE_STATIC_THREAD_MGMT_SE0 0x00B858
#define S_00B858_SH0_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_00B858_SH0_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_00B858_SH0_CU_EN 0xFFFF0000
#define S_00B858_SH1_CU_EN(x) (((x) & 0xFFFF) << 16)
#define G_00B858_SH1_CU_EN(x) (((x) >> 16) & 0xFFFF)
#define C_00B858_SH1_CU_EN 0x0000FFFF
#define R_00B85C_COMPUTE_STATIC_THREAD_MGMT_SE1 0x00B85C
#define S_00B85C_SH0_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_00B85C_SH0_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_00B85C_SH0_CU_EN 0xFFFF0000
#define S_00B85C_SH1_CU_EN(x) (((x) & 0xFFFF) << 16)
#define G_00B85C_SH1_CU_EN(x) (((x) >> 16) & 0xFFFF)
#define C_00B85C_SH1_CU_EN 0x0000FFFF
#define R_00B860_COMPUTE_TMPRING_SIZE 0x00B860
#define S_00B860_WAVES(x) (((x) & 0xFFF) << 0)
#define G_00B860_WAVES(x) (((x) >> 0) & 0xFFF)
#define C_00B860_WAVES 0xFFFFF000
#define S_00B860_WAVESIZE(x) (((x) & 0x1FFF) << 12)
#define G_00B860_WAVESIZE(x) (((x) >> 12) & 0x1FFF)
#define C_00B860_WAVESIZE 0xFE000FFF
/* CIK */
#define R_00B864_COMPUTE_STATIC_THREAD_MGMT_SE2 0x00B864
#define S_00B864_SH0_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_00B864_SH0_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_00B864_SH0_CU_EN 0xFFFF0000
#define S_00B864_SH1_CU_EN(x) (((x) & 0xFFFF) << 16)
#define G_00B864_SH1_CU_EN(x) (((x) >> 16) & 0xFFFF)
#define C_00B864_SH1_CU_EN 0x0000FFFF
#define R_00B868_COMPUTE_STATIC_THREAD_MGMT_SE3 0x00B868
#define S_00B868_SH0_CU_EN(x) (((x) & 0xFFFF) << 0)
#define G_00B868_SH0_CU_EN(x) (((x) >> 0) & 0xFFFF)
#define C_00B868_SH0_CU_EN 0xFFFF0000
#define S_00B868_SH1_CU_EN(x) (((x) & 0xFFFF) << 16)
#define G_00B868_SH1_CU_EN(x) (((x) >> 16) & 0xFFFF)
#define C_00B868_SH1_CU_EN 0x0000FFFF
#define R_00B86C_COMPUTE_RESTART_X 0x00B86C
#define R_00B870_COMPUTE_RESTART_Y 0x00B870
#define R_00B874_COMPUTE_RESTART_Z 0x00B874
#define R_00B87C_COMPUTE_MISC_RESERVED 0x00B87C
#define S_00B87C_SEND_SEID(x) (((x) & 0x03) << 0)
#define G_00B87C_SEND_SEID(x) (((x) >> 0) & 0x03)
#define C_00B87C_SEND_SEID 0xFFFFFFFC
#define S_00B87C_RESERVED2(x) (((x) & 0x1) << 2)
#define G_00B87C_RESERVED2(x) (((x) >> 2) & 0x1)
#define C_00B87C_RESERVED2 0xFFFFFFFB
#define S_00B87C_RESERVED3(x) (((x) & 0x1) << 3)
#define G_00B87C_RESERVED3(x) (((x) >> 3) & 0x1)
#define C_00B87C_RESERVED3 0xFFFFFFF7
#define S_00B87C_RESERVED4(x) (((x) & 0x1) << 4)
#define G_00B87C_RESERVED4(x) (((x) >> 4) & 0x1)
#define C_00B87C_RESERVED4 0xFFFFFFEF
/* VI */
#define S_00B87C_WAVE_ID_BASE(x) (((x) & 0xFFF) << 5)
#define G_00B87C_WAVE_ID_BASE(x) (((x) >> 5) & 0xFFF)
#define C_00B87C_WAVE_ID_BASE 0xFFFE001F
#define R_00B880_COMPUTE_DISPATCH_ID 0x00B880
#define R_00B884_COMPUTE_THREADGROUP_ID 0x00B884
#define R_00B888_COMPUTE_RELAUNCH 0x00B888
#define S_00B888_PAYLOAD(x) (((x) & 0x3FFFFFFF) << 0)
#define G_00B888_PAYLOAD(x) (((x) >> 0) & 0x3FFFFFFF)
#define C_00B888_PAYLOAD 0xC0000000
#define S_00B888_IS_EVENT(x) (((x) & 0x1) << 30)
#define G_00B888_IS_EVENT(x) (((x) >> 30) & 0x1)
#define C_00B888_IS_EVENT 0xBFFFFFFF
#define S_00B888_IS_STATE(x) (((x) & 0x1) << 31)
#define G_00B888_IS_STATE(x) (((x) >> 31) & 0x1)
#define C_00B888_IS_STATE 0x7FFFFFFF
#define R_00B88C_COMPUTE_WAVE_RESTORE_ADDR_LO 0x00B88C
#define R_00B890_COMPUTE_WAVE_RESTORE_ADDR_HI 0x00B890
#define S_00B890_ADDR(x) (((x) & 0xFFFF) << 0)
#define G_00B890_ADDR(x) (((x) >> 0) & 0xFFFF)
#define C_00B890_ADDR 0xFFFF0000
#define R_00B894_COMPUTE_WAVE_RESTORE_CONTROL 0x00B894
#define S_00B894_ATC(x) (((x) & 0x1) << 0)
#define G_00B894_ATC(x) (((x) >> 0) & 0x1)
#define C_00B894_ATC 0xFFFFFFFE
#define S_00B894_MTYPE(x) (((x) & 0x03) << 1)
#define G_00B894_MTYPE(x) (((x) >> 1) & 0x03)
#define C_00B894_MTYPE 0xFFFFFFF9
/* */
/* */
#define R_00B900_COMPUTE_USER_DATA_0 0x00B900
#define R_00B904_COMPUTE_USER_DATA_1 0x00B904
#define R_00B908_COMPUTE_USER_DATA_2 0x00B908
#define R_00B90C_COMPUTE_USER_DATA_3 0x00B90C
#define R_00B910_COMPUTE_USER_DATA_4 0x00B910
#define R_00B914_COMPUTE_USER_DATA_5 0x00B914
#define R_00B918_COMPUTE_USER_DATA_6 0x00B918
#define R_00B91C_COMPUTE_USER_DATA_7 0x00B91C
#define R_00B920_COMPUTE_USER_DATA_8 0x00B920
#define R_00B924_COMPUTE_USER_DATA_9 0x00B924
#define R_00B928_COMPUTE_USER_DATA_10 0x00B928
#define R_00B92C_COMPUTE_USER_DATA_11 0x00B92C
#define R_00B930_COMPUTE_USER_DATA_12 0x00B930
#define R_00B934_COMPUTE_USER_DATA_13 0x00B934
#define R_00B938_COMPUTE_USER_DATA_14 0x00B938
#define R_00B93C_COMPUTE_USER_DATA_15 0x00B93C
#define R_00B9FC_COMPUTE_NOWHERE 0x00B9FC
#define R_028000_DB_RENDER_CONTROL 0x028000
#define S_028000_DEPTH_CLEAR_ENABLE(x) (((x) & 0x1) << 0)
#define G_028000_DEPTH_CLEAR_ENABLE(x) (((x) >> 0) & 0x1)
#define C_028000_DEPTH_CLEAR_ENABLE 0xFFFFFFFE
#define S_028000_STENCIL_CLEAR_ENABLE(x) (((x) & 0x1) << 1)
#define G_028000_STENCIL_CLEAR_ENABLE(x) (((x) >> 1) & 0x1)
#define C_028000_STENCIL_CLEAR_ENABLE 0xFFFFFFFD
#define S_028000_DEPTH_COPY(x) (((x) & 0x1) << 2)
#define G_028000_DEPTH_COPY(x) (((x) >> 2) & 0x1)
#define C_028000_DEPTH_COPY 0xFFFFFFFB
#define S_028000_STENCIL_COPY(x) (((x) & 0x1) << 3)
#define G_028000_STENCIL_COPY(x) (((x) >> 3) & 0x1)
#define C_028000_STENCIL_COPY 0xFFFFFFF7
#define S_028000_RESUMMARIZE_ENABLE(x) (((x) & 0x1) << 4)
#define G_028000_RESUMMARIZE_ENABLE(x) (((x) >> 4) & 0x1)
#define C_028000_RESUMMARIZE_ENABLE 0xFFFFFFEF
#define S_028000_STENCIL_COMPRESS_DISABLE(x) (((x) & 0x1) << 5)
#define G_028000_STENCIL_COMPRESS_DISABLE(x) (((x) >> 5) & 0x1)
#define C_028000_STENCIL_COMPRESS_DISABLE 0xFFFFFFDF
#define S_028000_DEPTH_COMPRESS_DISABLE(x) (((x) & 0x1) << 6)
#define G_028000_DEPTH_COMPRESS_DISABLE(x) (((x) >> 6) & 0x1)
#define C_028000_DEPTH_COMPRESS_DISABLE 0xFFFFFFBF
#define S_028000_COPY_CENTROID(x) (((x) & 0x1) << 7)
#define G_028000_COPY_CENTROID(x) (((x) >> 7) & 0x1)
#define C_028000_COPY_CENTROID 0xFFFFFF7F
#define S_028000_COPY_SAMPLE(x) (((x) & 0x0F) << 8)
#define G_028000_COPY_SAMPLE(x) (((x) >> 8) & 0x0F)
#define C_028000_COPY_SAMPLE 0xFFFFF0FF
/* VI */
#define S_028000_DECOMPRESS_ENABLE(x) (((x) & 0x1) << 12)
#define G_028000_DECOMPRESS_ENABLE(x) (((x) >> 12) & 0x1)
#define C_028000_DECOMPRESS_ENABLE 0xFFFFEFFF
/* */
#define R_028004_DB_COUNT_CONTROL 0x028004
#define S_028004_ZPASS_INCREMENT_DISABLE(x) (((x) & 0x1) << 0)
#define G_028004_ZPASS_INCREMENT_DISABLE(x) (((x) >> 0) & 0x1)
#define C_028004_ZPASS_INCREMENT_DISABLE 0xFFFFFFFE
#define S_028004_PERFECT_ZPASS_COUNTS(x) (((x) & 0x1) << 1)
#define G_028004_PERFECT_ZPASS_COUNTS(x) (((x) >> 1) & 0x1)
#define C_028004_PERFECT_ZPASS_COUNTS 0xFFFFFFFD
#define S_028004_SAMPLE_RATE(x) (((x) & 0x07) << 4)
#define G_028004_SAMPLE_RATE(x) (((x) >> 4) & 0x07)
#define C_028004_SAMPLE_RATE 0xFFFFFF8F
/* CIK */
#define S_028004_ZPASS_ENABLE(x) (((x) & 0x0F) << 8)
#define G_028004_ZPASS_ENABLE(x) (((x) >> 8) & 0x0F)
#define C_028004_ZPASS_ENABLE 0xFFFFF0FF
#define S_028004_ZFAIL_ENABLE(x) (((x) & 0x0F) << 12)
#define G_028004_ZFAIL_ENABLE(x) (((x) >> 12) & 0x0F)
#define C_028004_ZFAIL_ENABLE 0xFFFF0FFF
#define S_028004_SFAIL_ENABLE(x) (((x) & 0x0F) << 16)
#define G_028004_SFAIL_ENABLE(x) (((x) >> 16) & 0x0F)
#define C_028004_SFAIL_ENABLE 0xFFF0FFFF
#define S_028004_DBFAIL_ENABLE(x) (((x) & 0x0F) << 20)
#define G_028004_DBFAIL_ENABLE(x) (((x) >> 20) & 0x0F)
#define C_028004_DBFAIL_ENABLE 0xFF0FFFFF
#define S_028004_SLICE_EVEN_ENABLE(x) (((x) & 0x0F) << 24)
#define G_028004_SLICE_EVEN_ENABLE(x) (((x) >> 24) & 0x0F)
#define C_028004_SLICE_EVEN_ENABLE 0xF0FFFFFF
#define S_028004_SLICE_ODD_ENABLE(x) (((x) & 0x0F) << 28)
#define G_028004_SLICE_ODD_ENABLE(x) (((x) >> 28) & 0x0F)
#define C_028004_SLICE_ODD_ENABLE 0x0FFFFFFF
/* */
#define R_028008_DB_DEPTH_VIEW 0x028008
#define S_028008_SLICE_START(x) (((x) & 0x7FF) << 0)
#define G_028008_SLICE_START(x) (((x) >> 0) & 0x7FF)
#define C_028008_SLICE_START 0xFFFFF800
#define S_028008_SLICE_MAX(x) (((x) & 0x7FF) << 13)
#define G_028008_SLICE_MAX(x) (((x) >> 13) & 0x7FF)
#define C_028008_SLICE_MAX 0xFF001FFF
#define S_028008_Z_READ_ONLY(x) (((x) & 0x1) << 24)
#define G_028008_Z_READ_ONLY(x) (((x) >> 24) & 0x1)
#define C_028008_Z_READ_ONLY 0xFEFFFFFF
#define S_028008_STENCIL_READ_ONLY(x) (((x) & 0x1) << 25)
#define G_028008_STENCIL_READ_ONLY(x) (((x) >> 25) & 0x1)
#define C_028008_STENCIL_READ_ONLY 0xFDFFFFFF
#define R_02800C_DB_RENDER_OVERRIDE 0x02800C
#define S_02800C_FORCE_HIZ_ENABLE(x) (((x) & 0x03) << 0)
#define G_02800C_FORCE_HIZ_ENABLE(x) (((x) >> 0) & 0x03)
#define C_02800C_FORCE_HIZ_ENABLE 0xFFFFFFFC
#define V_02800C_FORCE_OFF 0x00
#define V_02800C_FORCE_ENABLE 0x01
#define V_02800C_FORCE_DISABLE 0x02
#define V_02800C_FORCE_RESERVED 0x03
#define S_02800C_FORCE_HIS_ENABLE0(x) (((x) & 0x03) << 2)
#define G_02800C_FORCE_HIS_ENABLE0(x) (((x) >> 2) & 0x03)
#define C_02800C_FORCE_HIS_ENABLE0 0xFFFFFFF3
#define V_02800C_FORCE_OFF 0x00
#define V_02800C_FORCE_ENABLE 0x01
#define V_02800C_FORCE_DISABLE 0x02
#define V_02800C_FORCE_RESERVED 0x03
#define S_02800C_FORCE_HIS_ENABLE1(x) (((x) & 0x03) << 4)
#define G_02800C_FORCE_HIS_ENABLE1(x) (((x) >> 4) & 0x03)
#define C_02800C_FORCE_HIS_ENABLE1 0xFFFFFFCF
#define V_02800C_FORCE_OFF 0x00
#define V_02800C_FORCE_ENABLE 0x01
#define V_02800C_FORCE_DISABLE 0x02
#define V_02800C_FORCE_RESERVED 0x03
#define S_02800C_FORCE_SHADER_Z_ORDER(x) (((x) & 0x1) << 6)
#define G_02800C_FORCE_SHADER_Z_ORDER(x) (((x) >> 6) & 0x1)
#define C_02800C_FORCE_SHADER_Z_ORDER 0xFFFFFFBF
#define S_02800C_FAST_Z_DISABLE(x) (((x) & 0x1) << 7)
#define G_02800C_FAST_Z_DISABLE(x) (((x) >> 7) & 0x1)
#define C_02800C_FAST_Z_DISABLE 0xFFFFFF7F
#define S_02800C_FAST_STENCIL_DISABLE(x) (((x) & 0x1) << 8)
#define G_02800C_FAST_STENCIL_DISABLE(x) (((x) >> 8) & 0x1)
#define C_02800C_FAST_STENCIL_DISABLE 0xFFFFFEFF
#define S_02800C_NOOP_CULL_DISABLE(x) (((x) & 0x1) << 9)
#define G_02800C_NOOP_CULL_DISABLE(x) (((x) >> 9) & 0x1)
#define C_02800C_NOOP_CULL_DISABLE 0xFFFFFDFF
#define S_02800C_FORCE_COLOR_KILL(x) (((x) & 0x1) << 10)
#define G_02800C_FORCE_COLOR_KILL(x) (((x) >> 10) & 0x1)
#define C_02800C_FORCE_COLOR_KILL 0xFFFFFBFF
#define S_02800C_FORCE_Z_READ(x) (((x) & 0x1) << 11)
#define G_02800C_FORCE_Z_READ(x) (((x) >> 11) & 0x1)
#define C_02800C_FORCE_Z_READ 0xFFFFF7FF
#define S_02800C_FORCE_STENCIL_READ(x) (((x) & 0x1) << 12)
#define G_02800C_FORCE_STENCIL_READ(x) (((x) >> 12) & 0x1)
#define C_02800C_FORCE_STENCIL_READ 0xFFFFEFFF
#define S_02800C_FORCE_FULL_Z_RANGE(x) (((x) & 0x03) << 13)
#define G_02800C_FORCE_FULL_Z_RANGE(x) (((x) >> 13) & 0x03)
#define C_02800C_FORCE_FULL_Z_RANGE 0xFFFF9FFF
#define V_02800C_FORCE_OFF 0x00
#define V_02800C_FORCE_ENABLE 0x01
#define V_02800C_FORCE_DISABLE 0x02
#define V_02800C_FORCE_RESERVED 0x03
#define S_02800C_FORCE_QC_SMASK_CONFLICT(x) (((x) & 0x1) << 15)
#define G_02800C_FORCE_QC_SMASK_CONFLICT(x) (((x) >> 15) & 0x1)
#define C_02800C_FORCE_QC_SMASK_CONFLICT 0xFFFF7FFF
#define S_02800C_DISABLE_VIEWPORT_CLAMP(x) (((x) & 0x1) << 16)
#define G_02800C_DISABLE_VIEWPORT_CLAMP(x) (((x) >> 16) & 0x1)
#define C_02800C_DISABLE_VIEWPORT_CLAMP 0xFFFEFFFF
#define S_02800C_IGNORE_SC_ZRANGE(x) (((x) & 0x1) << 17)
#define G_02800C_IGNORE_SC_ZRANGE(x) (((x) >> 17) & 0x1)
#define C_02800C_IGNORE_SC_ZRANGE 0xFFFDFFFF
#define S_02800C_DISABLE_FULLY_COVERED(x) (((x) & 0x1) << 18)
#define G_02800C_DISABLE_FULLY_COVERED(x) (((x) >> 18) & 0x1)
#define C_02800C_DISABLE_FULLY_COVERED 0xFFFBFFFF
#define S_02800C_FORCE_Z_LIMIT_SUMM(x) (((x) & 0x03) << 19)
#define G_02800C_FORCE_Z_LIMIT_SUMM(x) (((x) >> 19) & 0x03)
#define C_02800C_FORCE_Z_LIMIT_SUMM 0xFFE7FFFF
#define V_02800C_FORCE_SUMM_OFF 0x00
#define V_02800C_FORCE_SUMM_MINZ 0x01
#define V_02800C_FORCE_SUMM_MAXZ 0x02
#define V_02800C_FORCE_SUMM_BOTH 0x03
#define S_02800C_MAX_TILES_IN_DTT(x) (((x) & 0x1F) << 21)
#define G_02800C_MAX_TILES_IN_DTT(x) (((x) >> 21) & 0x1F)
#define C_02800C_MAX_TILES_IN_DTT 0xFC1FFFFF
#define S_02800C_DISABLE_TILE_RATE_TILES(x) (((x) & 0x1) << 26)
#define G_02800C_DISABLE_TILE_RATE_TILES(x) (((x) >> 26) & 0x1)
#define C_02800C_DISABLE_TILE_RATE_TILES 0xFBFFFFFF
#define S_02800C_FORCE_Z_DIRTY(x) (((x) & 0x1) << 27)
#define G_02800C_FORCE_Z_DIRTY(x) (((x) >> 27) & 0x1)
#define C_02800C_FORCE_Z_DIRTY 0xF7FFFFFF
#define S_02800C_FORCE_STENCIL_DIRTY(x) (((x) & 0x1) << 28)
#define G_02800C_FORCE_STENCIL_DIRTY(x) (((x) >> 28) & 0x1)
#define C_02800C_FORCE_STENCIL_DIRTY 0xEFFFFFFF
#define S_02800C_FORCE_Z_VALID(x) (((x) & 0x1) << 29)
#define G_02800C_FORCE_Z_VALID(x) (((x) >> 29) & 0x1)
#define C_02800C_FORCE_Z_VALID 0xDFFFFFFF
#define S_02800C_FORCE_STENCIL_VALID(x) (((x) & 0x1) << 30)
#define G_02800C_FORCE_STENCIL_VALID(x) (((x) >> 30) & 0x1)
#define C_02800C_FORCE_STENCIL_VALID 0xBFFFFFFF
#define S_02800C_PRESERVE_COMPRESSION(x) (((x) & 0x1) << 31)
#define G_02800C_PRESERVE_COMPRESSION(x) (((x) >> 31) & 0x1)
#define C_02800C_PRESERVE_COMPRESSION 0x7FFFFFFF
#define R_028010_DB_RENDER_OVERRIDE2 0x028010
#define S_028010_PARTIAL_SQUAD_LAUNCH_CONTROL(x) (((x) & 0x03) << 0)
#define G_028010_PARTIAL_SQUAD_LAUNCH_CONTROL(x) (((x) >> 0) & 0x03)
#define C_028010_PARTIAL_SQUAD_LAUNCH_CONTROL 0xFFFFFFFC
#define V_028010_PSLC_AUTO 0x00
#define V_028010_PSLC_ON_HANG_ONLY 0x01
#define V_028010_PSLC_ASAP 0x02
#define V_028010_PSLC_COUNTDOWN 0x03
#define S_028010_PARTIAL_SQUAD_LAUNCH_COUNTDOWN(x) (((x) & 0x07) << 2)
#define G_028010_PARTIAL_SQUAD_LAUNCH_COUNTDOWN(x) (((x) >> 2) & 0x07)
#define C_028010_PARTIAL_SQUAD_LAUNCH_COUNTDOWN 0xFFFFFFE3
#define S_028010_DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION(x) (((x) & 0x1) << 5)
#define G_028010_DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION(x) (((x) >> 5) & 0x1)
#define C_028010_DISABLE_ZMASK_EXPCLEAR_OPTIMIZATION 0xFFFFFFDF
#define S_028010_DISABLE_SMEM_EXPCLEAR_OPTIMIZATION(x) (((x) & 0x1) << 6)
#define G_028010_DISABLE_SMEM_EXPCLEAR_OPTIMIZATION(x) (((x) >> 6) & 0x1)
#define C_028010_DISABLE_SMEM_EXPCLEAR_OPTIMIZATION 0xFFFFFFBF
#define S_028010_DISABLE_COLOR_ON_VALIDATION(x) (((x) & 0x1) << 7)
#define G_028010_DISABLE_COLOR_ON_VALIDATION(x) (((x) >> 7) & 0x1)
#define C_028010_DISABLE_COLOR_ON_VALIDATION 0xFFFFFF7F
#define S_028010_DECOMPRESS_Z_ON_FLUSH(x) (((x) & 0x1) << 8)
#define G_028010_DECOMPRESS_Z_ON_FLUSH(x) (((x) >> 8) & 0x1)
#define C_028010_DECOMPRESS_Z_ON_FLUSH 0xFFFFFEFF
#define S_028010_DISABLE_REG_SNOOP(x) (((x) & 0x1) << 9)
#define G_028010_DISABLE_REG_SNOOP(x) (((x) >> 9) & 0x1)
#define C_028010_DISABLE_REG_SNOOP 0xFFFFFDFF
#define S_028010_DEPTH_BOUNDS_HIER_DEPTH_DISABLE(x) (((x) & 0x1) << 10)
#define G_028010_DEPTH_BOUNDS_HIER_DEPTH_DISABLE(x) (((x) >> 10) & 0x1)
#define C_028010_DEPTH_BOUNDS_HIER_DEPTH_DISABLE 0xFFFFFBFF
/* CIK */
#define S_028010_SEPARATE_HIZS_FUNC_ENABLE(x) (((x) & 0x1) << 11)
#define G_028010_SEPARATE_HIZS_FUNC_ENABLE(x) (((x) >> 11) & 0x1)
#define C_028010_SEPARATE_HIZS_FUNC_ENABLE 0xFFFFF7FF
#define S_028010_HIZ_ZFUNC(x) (((x) & 0x07) << 12)
#define G_028010_HIZ_ZFUNC(x) (((x) >> 12) & 0x07)
#define C_028010_HIZ_ZFUNC 0xFFFF8FFF
#define S_028010_HIS_SFUNC_FF(x) (((x) & 0x07) << 15)
#define G_028010_HIS_SFUNC_FF(x) (((x) >> 15) & 0x07)
#define C_028010_HIS_SFUNC_FF 0xFFFC7FFF
#define S_028010_HIS_SFUNC_BF(x) (((x) & 0x07) << 18)
#define G_028010_HIS_SFUNC_BF(x) (((x) >> 18) & 0x07)
#define C_028010_HIS_SFUNC_BF 0xFFE3FFFF
#define S_028010_PRESERVE_ZRANGE(x) (((x) & 0x1) << 21)
#define G_028010_PRESERVE_ZRANGE(x) (((x) >> 21) & 0x1)
#define C_028010_PRESERVE_ZRANGE 0xFFDFFFFF
#define S_028010_PRESERVE_SRESULTS(x) (((x) & 0x1) << 22)
#define G_028010_PRESERVE_SRESULTS(x) (((x) >> 22) & 0x1)
#define C_028010_PRESERVE_SRESULTS 0xFFBFFFFF
#define S_028010_DISABLE_FAST_PASS(x) (((x) & 0x1) << 23)
#define G_028010_DISABLE_FAST_PASS(x) (((x) >> 23) & 0x1)
#define C_028010_DISABLE_FAST_PASS 0xFF7FFFFF
/* */
#define R_028014_DB_HTILE_DATA_BASE 0x028014
#define R_028020_DB_DEPTH_BOUNDS_MIN 0x028020
#define R_028024_DB_DEPTH_BOUNDS_MAX 0x028024
#define R_028028_DB_STENCIL_CLEAR 0x028028
#define S_028028_CLEAR(x) (((x) & 0xFF) << 0)
#define G_028028_CLEAR(x) (((x) >> 0) & 0xFF)
#define C_028028_CLEAR 0xFFFFFF00
#define R_02802C_DB_DEPTH_CLEAR 0x02802C
#define R_028030_PA_SC_SCREEN_SCISSOR_TL 0x028030
#define S_028030_TL_X(x) (((x) & 0xFFFF) << 0)
#define G_028030_TL_X(x) (((x) >> 0) & 0xFFFF)
#define C_028030_TL_X 0xFFFF0000
#define S_028030_TL_Y(x) (((x) & 0xFFFF) << 16)
#define G_028030_TL_Y(x) (((x) >> 16) & 0xFFFF)
#define C_028030_TL_Y 0x0000FFFF
#define R_028034_PA_SC_SCREEN_SCISSOR_BR 0x028034
#define S_028034_BR_X(x) (((x) & 0xFFFF) << 0)
#define G_028034_BR_X(x) (((x) >> 0) & 0xFFFF)
#define C_028034_BR_X 0xFFFF0000
#define S_028034_BR_Y(x) (((x) & 0xFFFF) << 16)
#define G_028034_BR_Y(x) (((x) >> 16) & 0xFFFF)
#define C_028034_BR_Y 0x0000FFFF
#define R_02803C_DB_DEPTH_INFO 0x02803C
#define S_02803C_ADDR5_SWIZZLE_MASK(x) (((x) & 0x0F) << 0)
#define G_02803C_ADDR5_SWIZZLE_MASK(x) (((x) >> 0) & 0x0F)
#define C_02803C_ADDR5_SWIZZLE_MASK 0xFFFFFFF0
/* CIK */
#define S_02803C_ARRAY_MODE(x) (((x) & 0x0F) << 4)
#define G_02803C_ARRAY_MODE(x) (((x) >> 4) & 0x0F)
#define C_02803C_ARRAY_MODE 0xFFFFFF0F
#define V_02803C_ARRAY_LINEAR_GENERAL 0x00
#define V_02803C_ARRAY_LINEAR_ALIGNED 0x01
#define V_02803C_ARRAY_1D_TILED_THIN1 0x02
#define V_02803C_ARRAY_2D_TILED_THIN1 0x04
#define V_02803C_ARRAY_PRT_TILED_THIN1 0x05
#define V_02803C_ARRAY_PRT_2D_TILED_THIN1 0x06
#define S_02803C_PIPE_CONFIG(x) (((x) & 0x1F) << 8)
#define G_02803C_PIPE_CONFIG(x) (((x) >> 8) & 0x1F)
#define C_02803C_PIPE_CONFIG 0xFFFFE0FF
#define V_02803C_ADDR_SURF_P2 0x00
#define V_02803C_X_ADDR_SURF_P4_8X16 0x04
#define V_02803C_X_ADDR_SURF_P4_16X16 0x05
#define V_02803C_X_ADDR_SURF_P4_16X32 0x06
#define V_02803C_X_ADDR_SURF_P4_32X32 0x07
#define V_02803C_X_ADDR_SURF_P8_16X16_8X16 0x08
#define V_02803C_X_ADDR_SURF_P8_16X32_8X16 0x09
#define V_02803C_X_ADDR_SURF_P8_32X32_8X16 0x0A
#define V_02803C_X_ADDR_SURF_P8_16X32_16X16 0x0B
#define V_02803C_X_ADDR_SURF_P8_32X32_16X16 0x0C
#define V_02803C_X_ADDR_SURF_P8_32X32_16X32 0x0D
#define V_02803C_X_ADDR_SURF_P8_32X64_32X32 0x0E
#define V_02803C_X_ADDR_SURF_P16_32X32_8X16 0x10
#define V_02803C_X_ADDR_SURF_P16_32X32_16X16 0x11
#define S_02803C_BANK_WIDTH(x) (((x) & 0x03) << 13)
#define G_02803C_BANK_WIDTH(x) (((x) >> 13) & 0x03)
#define C_02803C_BANK_WIDTH 0xFFFF9FFF
#define V_02803C_ADDR_SURF_BANK_WIDTH_1 0x00
#define V_02803C_ADDR_SURF_BANK_WIDTH_2 0x01
#define V_02803C_ADDR_SURF_BANK_WIDTH_4 0x02
#define V_02803C_ADDR_SURF_BANK_WIDTH_8 0x03
#define S_02803C_BANK_HEIGHT(x) (((x) & 0x03) << 15)
#define G_02803C_BANK_HEIGHT(x) (((x) >> 15) & 0x03)
#define C_02803C_BANK_HEIGHT 0xFFFE7FFF
#define V_02803C_ADDR_SURF_BANK_HEIGHT_1 0x00
#define V_02803C_ADDR_SURF_BANK_HEIGHT_2 0x01
#define V_02803C_ADDR_SURF_BANK_HEIGHT_4 0x02
#define V_02803C_ADDR_SURF_BANK_HEIGHT_8 0x03
#define S_02803C_MACRO_TILE_ASPECT(x) (((x) & 0x03) << 17)
#define G_02803C_MACRO_TILE_ASPECT(x) (((x) >> 17) & 0x03)
#define C_02803C_MACRO_TILE_ASPECT 0xFFF9FFFF
#define V_02803C_ADDR_SURF_MACRO_ASPECT_1 0x00
#define V_02803C_ADDR_SURF_MACRO_ASPECT_2 0x01
#define V_02803C_ADDR_SURF_MACRO_ASPECT_4 0x02
#define V_02803C_ADDR_SURF_MACRO_ASPECT_8 0x03
#define S_02803C_NUM_BANKS(x) (((x) & 0x03) << 19)
#define G_02803C_NUM_BANKS(x) (((x) >> 19) & 0x03)
#define C_02803C_NUM_BANKS 0xFFE7FFFF
#define V_02803C_ADDR_SURF_2_BANK 0x00
#define V_02803C_ADDR_SURF_4_BANK 0x01
#define V_02803C_ADDR_SURF_8_BANK 0x02
#define V_02803C_ADDR_SURF_16_BANK 0x03
/* */
#define R_028040_DB_Z_INFO 0x028040
#define S_028040_FORMAT(x) (((x) & 0x03) << 0)
#define G_028040_FORMAT(x) (((x) >> 0) & 0x03)
#define C_028040_FORMAT 0xFFFFFFFC
#define V_028040_Z_INVALID 0x00
#define V_028040_Z_16 0x01
#define V_028040_Z_24 0x02 /* deprecated */
#define V_028040_Z_32_FLOAT 0x03
#define S_028040_NUM_SAMPLES(x) (((x) & 0x03) << 2)
#define G_028040_NUM_SAMPLES(x) (((x) >> 2) & 0x03)
#define C_028040_NUM_SAMPLES 0xFFFFFFF3
/* CIK */
#define S_028040_TILE_SPLIT(x) (((x) & 0x07) << 13)
#define G_028040_TILE_SPLIT(x) (((x) >> 13) & 0x07)
#define C_028040_TILE_SPLIT 0xFFFF1FFF
#define V_028040_ADDR_SURF_TILE_SPLIT_64B 0x00
#define V_028040_ADDR_SURF_TILE_SPLIT_128B 0x01
#define V_028040_ADDR_SURF_TILE_SPLIT_256B 0x02
#define V_028040_ADDR_SURF_TILE_SPLIT_512B 0x03
#define V_028040_ADDR_SURF_TILE_SPLIT_1KB 0x04
#define V_028040_ADDR_SURF_TILE_SPLIT_2KB 0x05
#define V_028040_ADDR_SURF_TILE_SPLIT_4KB 0x06
/* */
#define S_028040_TILE_MODE_INDEX(x) (((x) & 0x07) << 20) /* not on CIK */
#define G_028040_TILE_MODE_INDEX(x) (((x) >> 20) & 0x07) /* not on CIK */
#define C_028040_TILE_MODE_INDEX 0xFF8FFFFF /* not on CIK */
/* VI */
#define S_028040_DECOMPRESS_ON_N_ZPLANES(x) (((x) & 0x0F) << 23)
#define G_028040_DECOMPRESS_ON_N_ZPLANES(x) (((x) >> 23) & 0x0F)
#define C_028040_DECOMPRESS_ON_N_ZPLANES 0xF87FFFFF
/* */
#define S_028040_ALLOW_EXPCLEAR(x) (((x) & 0x1) << 27)
#define G_028040_ALLOW_EXPCLEAR(x) (((x) >> 27) & 0x1)
#define C_028040_ALLOW_EXPCLEAR 0xF7FFFFFF
#define S_028040_READ_SIZE(x) (((x) & 0x1) << 28)
#define G_028040_READ_SIZE(x) (((x) >> 28) & 0x1)
#define C_028040_READ_SIZE 0xEFFFFFFF
#define S_028040_TILE_SURFACE_ENABLE(x) (((x) & 0x1) << 29)
#define G_028040_TILE_SURFACE_ENABLE(x) (((x) >> 29) & 0x1)
#define C_028040_TILE_SURFACE_ENABLE 0xDFFFFFFF
/* VI */
#define S_028040_CLEAR_DISALLOWED(x) (((x) & 0x1) << 30)
#define G_028040_CLEAR_DISALLOWED(x) (((x) >> 30) & 0x1)
#define C_028040_CLEAR_DISALLOWED 0xBFFFFFFF
/* */
#define S_028040_ZRANGE_PRECISION(x) (((x) & 0x1) << 31)
#define G_028040_ZRANGE_PRECISION(x) (((x) >> 31) & 0x1)
#define C_028040_ZRANGE_PRECISION 0x7FFFFFFF
#define R_028044_DB_STENCIL_INFO 0x028044
#define S_028044_FORMAT(x) (((x) & 0x1) << 0)
#define G_028044_FORMAT(x) (((x) >> 0) & 0x1)
#define C_028044_FORMAT 0xFFFFFFFE
#define V_028044_STENCIL_INVALID 0x00
#define V_028044_STENCIL_8 0x01
/* CIK */
#define S_028044_TILE_SPLIT(x) (((x) & 0x07) << 13)
#define G_028044_TILE_SPLIT(x) (((x) >> 13) & 0x07)
#define C_028044_TILE_SPLIT 0xFFFF1FFF
#define V_028044_ADDR_SURF_TILE_SPLIT_64B 0x00
#define V_028044_ADDR_SURF_TILE_SPLIT_128B 0x01
#define V_028044_ADDR_SURF_TILE_SPLIT_256B 0x02
#define V_028044_ADDR_SURF_TILE_SPLIT_512B 0x03
#define V_028044_ADDR_SURF_TILE_SPLIT_1KB 0x04
#define V_028044_ADDR_SURF_TILE_SPLIT_2KB 0x05
#define V_028044_ADDR_SURF_TILE_SPLIT_4KB 0x06
/* */
#define S_028044_TILE_MODE_INDEX(x) (((x) & 0x07) << 20) /* not on CIK */
#define G_028044_TILE_MODE_INDEX(x) (((x) >> 20) & 0x07) /* not on CIK */
#define C_028044_TILE_MODE_INDEX 0xFF8FFFFF /* not on CIK */
#define S_028044_ALLOW_EXPCLEAR(x) (((x) & 0x1) << 27)
#define G_028044_ALLOW_EXPCLEAR(x) (((x) >> 27) & 0x1)
#define C_028044_ALLOW_EXPCLEAR 0xF7FFFFFF
#define S_028044_TILE_STENCIL_DISABLE(x) (((x) & 0x1) << 29)
#define G_028044_TILE_STENCIL_DISABLE(x) (((x) >> 29) & 0x1)
#define C_028044_TILE_STENCIL_DISABLE 0xDFFFFFFF
/* VI */
#define S_028044_CLEAR_DISALLOWED(x) (((x) & 0x1) << 30)
#define G_028044_CLEAR_DISALLOWED(x) (((x) >> 30) & 0x1)
#define C_028044_CLEAR_DISALLOWED 0xBFFFFFFF
/* */
#define R_028048_DB_Z_READ_BASE 0x028048
#define R_02804C_DB_STENCIL_READ_BASE 0x02804C
#define R_028050_DB_Z_WRITE_BASE 0x028050
#define R_028054_DB_STENCIL_WRITE_BASE 0x028054
#define R_028058_DB_DEPTH_SIZE 0x028058
#define S_028058_PITCH_TILE_MAX(x) (((x) & 0x7FF) << 0)
#define G_028058_PITCH_TILE_MAX(x) (((x) >> 0) & 0x7FF)
#define C_028058_PITCH_TILE_MAX 0xFFFFF800
#define S_028058_HEIGHT_TILE_MAX(x) (((x) & 0x7FF) << 11)
#define G_028058_HEIGHT_TILE_MAX(x) (((x) >> 11) & 0x7FF)
#define C_028058_HEIGHT_TILE_MAX 0xFFC007FF
#define R_02805C_DB_DEPTH_SLICE 0x02805C
#define S_02805C_SLICE_TILE_MAX(x) (((x) & 0x3FFFFF) << 0)
#define G_02805C_SLICE_TILE_MAX(x) (((x) >> 0) & 0x3FFFFF)
#define C_02805C_SLICE_TILE_MAX 0xFFC00000
#define R_028080_TA_BC_BASE_ADDR 0x028080
/* CIK */
#define R_028084_TA_BC_BASE_ADDR_HI 0x028084
#define S_028084_ADDRESS(x) (((x) & 0xFF) << 0)
#define G_028084_ADDRESS(x) (((x) >> 0) & 0xFF)
#define C_028084_ADDRESS 0xFFFFFF00
#define R_0281E8_COHER_DEST_BASE_HI_0 0x0281E8
#define R_0281EC_COHER_DEST_BASE_HI_1 0x0281EC
#define R_0281F0_COHER_DEST_BASE_HI_2 0x0281F0
#define R_0281F4_COHER_DEST_BASE_HI_3 0x0281F4
/* */
#define R_0281F8_COHER_DEST_BASE_2 0x0281F8
#define R_0281FC_COHER_DEST_BASE_3 0x0281FC
#define R_028200_PA_SC_WINDOW_OFFSET 0x028200
#define S_028200_WINDOW_X_OFFSET(x) (((x) & 0xFFFF) << 0)
#define G_028200_WINDOW_X_OFFSET(x) (((x) >> 0) & 0xFFFF)
#define C_028200_WINDOW_X_OFFSET 0xFFFF0000
#define S_028200_WINDOW_Y_OFFSET(x) (((x) & 0xFFFF) << 16)
#define G_028200_WINDOW_Y_OFFSET(x) (((x) >> 16) & 0xFFFF)
#define C_028200_WINDOW_Y_OFFSET 0x0000FFFF
#define R_028204_PA_SC_WINDOW_SCISSOR_TL 0x028204
#define S_028204_TL_X(x) (((x) & 0x7FFF) << 0)
#define G_028204_TL_X(x) (((x) >> 0) & 0x7FFF)
#define C_028204_TL_X 0xFFFF8000
#define S_028204_TL_Y(x) (((x) & 0x7FFF) << 16)
#define G_028204_TL_Y(x) (((x) >> 16) & 0x7FFF)
#define C_028204_TL_Y 0x8000FFFF
#define S_028204_WINDOW_OFFSET_DISABLE(x) (((x) & 0x1) << 31)
#define G_028204_WINDOW_OFFSET_DISABLE(x) (((x) >> 31) & 0x1)
#define C_028204_WINDOW_OFFSET_DISABLE 0x7FFFFFFF
#define R_028208_PA_SC_WINDOW_SCISSOR_BR 0x028208
#define S_028208_BR_X(x) (((x) & 0x7FFF) << 0)
#define G_028208_BR_X(x) (((x) >> 0) & 0x7FFF)
#define C_028208_BR_X 0xFFFF8000
#define S_028208_BR_Y(x) (((x) & 0x7FFF) << 16)
#define G_028208_BR_Y(x) (((x) >> 16) & 0x7FFF)
#define C_028208_BR_Y 0x8000FFFF
#define R_02820C_PA_SC_CLIPRECT_RULE 0x02820C
#define S_02820C_CLIP_RULE(x) (((x) & 0xFFFF) << 0)
#define G_02820C_CLIP_RULE(x) (((x) >> 0) & 0xFFFF)
#define C_02820C_CLIP_RULE 0xFFFF0000
#define R_028210_PA_SC_CLIPRECT_0_TL 0x028210
#define S_028210_TL_X(x) (((x) & 0x7FFF) << 0)
#define G_028210_TL_X(x) (((x) >> 0) & 0x7FFF)
#define C_028210_TL_X 0xFFFF8000
#define S_028210_TL_Y(x) (((x) & 0x7FFF) << 16)
#define G_028210_TL_Y(x) (((x) >> 16) & 0x7FFF)
#define C_028210_TL_Y 0x8000FFFF
#define R_028214_PA_SC_CLIPRECT_0_BR 0x028214
#define S_028214_BR_X(x) (((x) & 0x7FFF) << 0)
#define G_028214_BR_X(x) (((x) >> 0) & 0x7FFF)
#define C_028214_BR_X 0xFFFF8000
#define S_028214_BR_Y(x) (((x) & 0x7FFF) << 16)
#define G_028214_BR_Y(x) (((x) >> 16) & 0x7FFF)
#define C_028214_BR_Y 0x8000FFFF
#define R_028218_PA_SC_CLIPRECT_1_TL 0x028218
#define R_02821C_PA_SC_CLIPRECT_1_BR 0x02821C
#define R_028220_PA_SC_CLIPRECT_2_TL 0x028220
#define R_028224_PA_SC_CLIPRECT_2_BR 0x028224
#define R_028228_PA_SC_CLIPRECT_3_TL 0x028228
#define R_02822C_PA_SC_CLIPRECT_3_BR 0x02822C
#define R_028230_PA_SC_EDGERULE 0x028230
#define S_028230_ER_TRI(x) (((x) & 0x0F) << 0)
#define G_028230_ER_TRI(x) (((x) >> 0) & 0x0F)
#define C_028230_ER_TRI 0xFFFFFFF0
#define S_028230_ER_POINT(x) (((x) & 0x0F) << 4)
#define G_028230_ER_POINT(x) (((x) >> 4) & 0x0F)
#define C_028230_ER_POINT 0xFFFFFF0F
#define S_028230_ER_RECT(x) (((x) & 0x0F) << 8)
#define G_028230_ER_RECT(x) (((x) >> 8) & 0x0F)
#define C_028230_ER_RECT 0xFFFFF0FF
#define S_028230_ER_LINE_LR(x) (((x) & 0x3F) << 12)
#define G_028230_ER_LINE_LR(x) (((x) >> 12) & 0x3F)
#define C_028230_ER_LINE_LR 0xFFFC0FFF
#define S_028230_ER_LINE_RL(x) (((x) & 0x3F) << 18)
#define G_028230_ER_LINE_RL(x) (((x) >> 18) & 0x3F)
#define C_028230_ER_LINE_RL 0xFF03FFFF
#define S_028230_ER_LINE_TB(x) (((x) & 0x0F) << 24)
#define G_028230_ER_LINE_TB(x) (((x) >> 24) & 0x0F)
#define C_028230_ER_LINE_TB 0xF0FFFFFF
#define S_028230_ER_LINE_BT(x) (((x) & 0x0F) << 28)
#define G_028230_ER_LINE_BT(x) (((x) >> 28) & 0x0F)
#define C_028230_ER_LINE_BT 0x0FFFFFFF
#define R_028234_PA_SU_HARDWARE_SCREEN_OFFSET 0x028234
#define S_028234_HW_SCREEN_OFFSET_X(x) (((x) & 0x1FF) << 0)
#define G_028234_HW_SCREEN_OFFSET_X(x) (((x) >> 0) & 0x1FF)
#define C_028234_HW_SCREEN_OFFSET_X 0xFFFFFE00
#define S_028234_HW_SCREEN_OFFSET_Y(x) (((x) & 0x1FF) << 16)
#define G_028234_HW_SCREEN_OFFSET_Y(x) (((x) >> 16) & 0x1FF)
#define C_028234_HW_SCREEN_OFFSET_Y 0xFE00FFFF
#define R_028238_CB_TARGET_MASK 0x028238
#define S_028238_TARGET0_ENABLE(x) (((x) & 0x0F) << 0)
#define G_028238_TARGET0_ENABLE(x) (((x) >> 0) & 0x0F)
#define C_028238_TARGET0_ENABLE 0xFFFFFFF0
#define S_028238_TARGET1_ENABLE(x) (((x) & 0x0F) << 4)
#define G_028238_TARGET1_ENABLE(x) (((x) >> 4) & 0x0F)
#define C_028238_TARGET1_ENABLE 0xFFFFFF0F
#define S_028238_TARGET2_ENABLE(x) (((x) & 0x0F) << 8)
#define G_028238_TARGET2_ENABLE(x) (((x) >> 8) & 0x0F)
#define C_028238_TARGET2_ENABLE 0xFFFFF0FF
#define S_028238_TARGET3_ENABLE(x) (((x) & 0x0F) << 12)
#define G_028238_TARGET3_ENABLE(x) (((x) >> 12) & 0x0F)
#define C_028238_TARGET3_ENABLE 0xFFFF0FFF
#define S_028238_TARGET4_ENABLE(x) (((x) & 0x0F) << 16)
#define G_028238_TARGET4_ENABLE(x) (((x) >> 16) & 0x0F)
#define C_028238_TARGET4_ENABLE 0xFFF0FFFF
#define S_028238_TARGET5_ENABLE(x) (((x) & 0x0F) << 20)
#define G_028238_TARGET5_ENABLE(x) (((x) >> 20) & 0x0F)
#define C_028238_TARGET5_ENABLE 0xFF0FFFFF
#define S_028238_TARGET6_ENABLE(x) (((x) & 0x0F) << 24)
#define G_028238_TARGET6_ENABLE(x) (((x) >> 24) & 0x0F)
#define C_028238_TARGET6_ENABLE 0xF0FFFFFF
#define S_028238_TARGET7_ENABLE(x) (((x) & 0x0F) << 28)
#define G_028238_TARGET7_ENABLE(x) (((x) >> 28) & 0x0F)
#define C_028238_TARGET7_ENABLE 0x0FFFFFFF
#define R_02823C_CB_SHADER_MASK 0x02823C
#define S_02823C_OUTPUT0_ENABLE(x) (((x) & 0x0F) << 0)
#define G_02823C_OUTPUT0_ENABLE(x) (((x) >> 0) & 0x0F)
#define C_02823C_OUTPUT0_ENABLE 0xFFFFFFF0
#define S_02823C_OUTPUT1_ENABLE(x) (((x) & 0x0F) << 4)
#define G_02823C_OUTPUT1_ENABLE(x) (((x) >> 4) & 0x0F)
#define C_02823C_OUTPUT1_ENABLE 0xFFFFFF0F
#define S_02823C_OUTPUT2_ENABLE(x) (((x) & 0x0F) << 8)
#define G_02823C_OUTPUT2_ENABLE(x) (((x) >> 8) & 0x0F)
#define C_02823C_OUTPUT2_ENABLE 0xFFFFF0FF
#define S_02823C_OUTPUT3_ENABLE(x) (((x) & 0x0F) << 12)
#define G_02823C_OUTPUT3_ENABLE(x) (((x) >> 12) & 0x0F)
#define C_02823C_OUTPUT3_ENABLE 0xFFFF0FFF
#define S_02823C_OUTPUT4_ENABLE(x) (((x) & 0x0F) << 16)
#define G_02823C_OUTPUT4_ENABLE(x) (((x) >> 16) & 0x0F)
#define C_02823C_OUTPUT4_ENABLE 0xFFF0FFFF
#define S_02823C_OUTPUT5_ENABLE(x) (((x) & 0x0F) << 20)
#define G_02823C_OUTPUT5_ENABLE(x) (((x) >> 20) & 0x0F)
#define C_02823C_OUTPUT5_ENABLE 0xFF0FFFFF
#define S_02823C_OUTPUT6_ENABLE(x) (((x) & 0x0F) << 24)
#define G_02823C_OUTPUT6_ENABLE(x) (((x) >> 24) & 0x0F)
#define C_02823C_OUTPUT6_ENABLE 0xF0FFFFFF
#define S_02823C_OUTPUT7_ENABLE(x) (((x) & 0x0F) << 28)
#define G_02823C_OUTPUT7_ENABLE(x) (((x) >> 28) & 0x0F)
#define C_02823C_OUTPUT7_ENABLE 0x0FFFFFFF
#define R_028240_PA_SC_GENERIC_SCISSOR_TL 0x028240
#define S_028240_TL_X(x) (((x) & 0x7FFF) << 0)
#define G_028240_TL_X(x) (((x) >> 0) & 0x7FFF)
#define C_028240_TL_X 0xFFFF8000
#define S_028240_TL_Y(x) (((x) & 0x7FFF) << 16)
#define G_028240_TL_Y(x) (((x) >> 16) & 0x7FFF)
#define C_028240_TL_Y 0x8000FFFF
#define S_028240_WINDOW_OFFSET_DISABLE(x) (((x) & 0x1) << 31)
#define G_028240_WINDOW_OFFSET_DISABLE(x) (((x) >> 31) & 0x1)
#define C_028240_WINDOW_OFFSET_DISABLE 0x7FFFFFFF
#define R_028244_PA_SC_GENERIC_SCISSOR_BR 0x028244
#define S_028244_BR_X(x) (((x) & 0x7FFF) << 0)
#define G_028244_BR_X(x) (((x) >> 0) & 0x7FFF)
#define C_028244_BR_X 0xFFFF8000
#define S_028244_BR_Y(x) (((x) & 0x7FFF) << 16)
#define G_028244_BR_Y(x) (((x) >> 16) & 0x7FFF)
#define C_028244_BR_Y 0x8000FFFF
#define R_028248_COHER_DEST_BASE_0 0x028248
#define R_02824C_COHER_DEST_BASE_1 0x02824C
#define R_028250_PA_SC_VPORT_SCISSOR_0_TL 0x028250
#define S_028250_TL_X(x) (((x) & 0x7FFF) << 0)
#define G_028250_TL_X(x) (((x) >> 0) & 0x7FFF)
#define C_028250_TL_X 0xFFFF8000
#define S_028250_TL_Y(x) (((x) & 0x7FFF) << 16)
#define G_028250_TL_Y(x) (((x) >> 16) & 0x7FFF)
#define C_028250_TL_Y 0x8000FFFF
#define S_028250_WINDOW_OFFSET_DISABLE(x) (((x) & 0x1) << 31)
#define G_028250_WINDOW_OFFSET_DISABLE(x) (((x) >> 31) & 0x1)
#define C_028250_WINDOW_OFFSET_DISABLE 0x7FFFFFFF
#define R_028254_PA_SC_VPORT_SCISSOR_0_BR 0x028254
#define S_028254_BR_X(x) (((x) & 0x7FFF) << 0)
#define G_028254_BR_X(x) (((x) >> 0) & 0x7FFF)
#define C_028254_BR_X 0xFFFF8000
#define S_028254_BR_Y(x) (((x) & 0x7FFF) << 16)
#define G_028254_BR_Y(x) (((x) >> 16) & 0x7FFF)
#define C_028254_BR_Y 0x8000FFFF
#define R_028258_PA_SC_VPORT_SCISSOR_1_TL 0x028258
#define R_02825C_PA_SC_VPORT_SCISSOR_1_BR 0x02825C
#define R_028260_PA_SC_VPORT_SCISSOR_2_TL 0x028260
#define R_028264_PA_SC_VPORT_SCISSOR_2_BR 0x028264
#define R_028268_PA_SC_VPORT_SCISSOR_3_TL 0x028268
#define R_02826C_PA_SC_VPORT_SCISSOR_3_BR 0x02826C
#define R_028270_PA_SC_VPORT_SCISSOR_4_TL 0x028270
#define R_028274_PA_SC_VPORT_SCISSOR_4_BR 0x028274
#define R_028278_PA_SC_VPORT_SCISSOR_5_TL 0x028278
#define R_02827C_PA_SC_VPORT_SCISSOR_5_BR 0x02827C
#define R_028280_PA_SC_VPORT_SCISSOR_6_TL 0x028280
#define R_028284_PA_SC_VPORT_SCISSOR_6_BR 0x028284
#define R_028288_PA_SC_VPORT_SCISSOR_7_TL 0x028288
#define R_02828C_PA_SC_VPORT_SCISSOR_7_BR 0x02828C
#define R_028290_PA_SC_VPORT_SCISSOR_8_TL 0x028290
#define R_028294_PA_SC_VPORT_SCISSOR_8_BR 0x028294
#define R_028298_PA_SC_VPORT_SCISSOR_9_TL 0x028298
#define R_02829C_PA_SC_VPORT_SCISSOR_9_BR 0x02829C
#define R_0282A0_PA_SC_VPORT_SCISSOR_10_TL 0x0282A0
#define R_0282A4_PA_SC_VPORT_SCISSOR_10_BR 0x0282A4
#define R_0282A8_PA_SC_VPORT_SCISSOR_11_TL 0x0282A8
#define R_0282AC_PA_SC_VPORT_SCISSOR_11_BR 0x0282AC
#define R_0282B0_PA_SC_VPORT_SCISSOR_12_TL 0x0282B0
#define R_0282B4_PA_SC_VPORT_SCISSOR_12_BR 0x0282B4
#define R_0282B8_PA_SC_VPORT_SCISSOR_13_TL 0x0282B8
#define R_0282BC_PA_SC_VPORT_SCISSOR_13_BR 0x0282BC
#define R_0282C0_PA_SC_VPORT_SCISSOR_14_TL 0x0282C0
#define R_0282C4_PA_SC_VPORT_SCISSOR_14_BR 0x0282C4
#define R_0282C8_PA_SC_VPORT_SCISSOR_15_TL 0x0282C8
#define R_0282CC_PA_SC_VPORT_SCISSOR_15_BR 0x0282CC
#define R_0282D0_PA_SC_VPORT_ZMIN_0 0x0282D0
#define R_0282D4_PA_SC_VPORT_ZMAX_0 0x0282D4
#define R_0282D8_PA_SC_VPORT_ZMIN_1 0x0282D8
#define R_0282DC_PA_SC_VPORT_ZMAX_1 0x0282DC
#define R_0282E0_PA_SC_VPORT_ZMIN_2 0x0282E0
#define R_0282E4_PA_SC_VPORT_ZMAX_2 0x0282E4
#define R_0282E8_PA_SC_VPORT_ZMIN_3 0x0282E8
#define R_0282EC_PA_SC_VPORT_ZMAX_3 0x0282EC
#define R_0282F0_PA_SC_VPORT_ZMIN_4 0x0282F0
#define R_0282F4_PA_SC_VPORT_ZMAX_4 0x0282F4
#define R_0282F8_PA_SC_VPORT_ZMIN_5 0x0282F8
#define R_0282FC_PA_SC_VPORT_ZMAX_5 0x0282FC
#define R_028300_PA_SC_VPORT_ZMIN_6 0x028300
#define R_028304_PA_SC_VPORT_ZMAX_6 0x028304
#define R_028308_PA_SC_VPORT_ZMIN_7 0x028308
#define R_02830C_PA_SC_VPORT_ZMAX_7 0x02830C
#define R_028310_PA_SC_VPORT_ZMIN_8 0x028310
#define R_028314_PA_SC_VPORT_ZMAX_8 0x028314
#define R_028318_PA_SC_VPORT_ZMIN_9 0x028318
#define R_02831C_PA_SC_VPORT_ZMAX_9 0x02831C
#define R_028320_PA_SC_VPORT_ZMIN_10 0x028320
#define R_028324_PA_SC_VPORT_ZMAX_10 0x028324
#define R_028328_PA_SC_VPORT_ZMIN_11 0x028328
#define R_02832C_PA_SC_VPORT_ZMAX_11 0x02832C
#define R_028330_PA_SC_VPORT_ZMIN_12 0x028330
#define R_028334_PA_SC_VPORT_ZMAX_12 0x028334
#define R_028338_PA_SC_VPORT_ZMIN_13 0x028338
#define R_02833C_PA_SC_VPORT_ZMAX_13 0x02833C
#define R_028340_PA_SC_VPORT_ZMIN_14 0x028340
#define R_028344_PA_SC_VPORT_ZMAX_14 0x028344
#define R_028348_PA_SC_VPORT_ZMIN_15 0x028348
#define R_02834C_PA_SC_VPORT_ZMAX_15 0x02834C
#define R_028350_PA_SC_RASTER_CONFIG 0x028350
#define S_028350_RB_MAP_PKR0(x) (((x) & 0x03) << 0)
#define G_028350_RB_MAP_PKR0(x) (((x) >> 0) & 0x03)
#define C_028350_RB_MAP_PKR0 0xFFFFFFFC
#define V_028350_RASTER_CONFIG_RB_MAP_0 0x00
#define V_028350_RASTER_CONFIG_RB_MAP_1 0x01
#define V_028350_RASTER_CONFIG_RB_MAP_2 0x02
#define V_028350_RASTER_CONFIG_RB_MAP_3 0x03
#define S_028350_RB_MAP_PKR1(x) (((x) & 0x03) << 2)
#define G_028350_RB_MAP_PKR1(x) (((x) >> 2) & 0x03)
#define C_028350_RB_MAP_PKR1 0xFFFFFFF3
#define V_028350_RASTER_CONFIG_RB_MAP_0 0x00
#define V_028350_RASTER_CONFIG_RB_MAP_1 0x01
#define V_028350_RASTER_CONFIG_RB_MAP_2 0x02
#define V_028350_RASTER_CONFIG_RB_MAP_3 0x03
#define S_028350_RB_XSEL2(x) (((x) & 0x03) << 4)
#define G_028350_RB_XSEL2(x) (((x) >> 4) & 0x03)
#define C_028350_RB_XSEL2 0xFFFFFFCF
#define V_028350_RASTER_CONFIG_RB_XSEL2_0 0x00
#define V_028350_RASTER_CONFIG_RB_XSEL2_1 0x01
#define V_028350_RASTER_CONFIG_RB_XSEL2_2 0x02
#define V_028350_RASTER_CONFIG_RB_XSEL2_3 0x03
#define S_028350_RB_XSEL(x) (((x) & 0x1) << 6)
#define G_028350_RB_XSEL(x) (((x) >> 6) & 0x1)
#define C_028350_RB_XSEL 0xFFFFFFBF
#define S_028350_RB_YSEL(x) (((x) & 0x1) << 7)
#define G_028350_RB_YSEL(x) (((x) >> 7) & 0x1)
#define C_028350_RB_YSEL 0xFFFFFF7F
#define S_028350_PKR_MAP(x) (((x) & 0x03) << 8)
#define G_028350_PKR_MAP(x) (((x) >> 8) & 0x03)
#define C_028350_PKR_MAP 0xFFFFFCFF
#define V_028350_RASTER_CONFIG_PKR_MAP_0 0x00
#define V_028350_RASTER_CONFIG_PKR_MAP_1 0x01
#define V_028350_RASTER_CONFIG_PKR_MAP_2 0x02
#define V_028350_RASTER_CONFIG_PKR_MAP_3 0x03
#define S_028350_PKR_XSEL(x) (((x) & 0x03) << 10)
#define G_028350_PKR_XSEL(x) (((x) >> 10) & 0x03)
#define C_028350_PKR_XSEL 0xFFFFF3FF
#define V_028350_RASTER_CONFIG_PKR_XSEL_0 0x00
#define V_028350_RASTER_CONFIG_PKR_XSEL_1 0x01
#define V_028350_RASTER_CONFIG_PKR_XSEL_2 0x02
#define V_028350_RASTER_CONFIG_PKR_XSEL_3 0x03
#define S_028350_PKR_YSEL(x) (((x) & 0x03) << 12)
#define G_028350_PKR_YSEL(x) (((x) >> 12) & 0x03)
#define C_028350_PKR_YSEL 0xFFFFCFFF
#define V_028350_RASTER_CONFIG_PKR_YSEL_0 0x00
#define V_028350_RASTER_CONFIG_PKR_YSEL_1 0x01
#define V_028350_RASTER_CONFIG_PKR_YSEL_2 0x02
#define V_028350_RASTER_CONFIG_PKR_YSEL_3 0x03
#define S_028350_PKR_XSEL2(x) (((x) & 0x03) << 14)
#define G_028350_PKR_XSEL2(x) (((x) >> 14) & 0x03)
#define C_028350_PKR_XSEL2 0xFFFF3FFF
#define V_028350_RASTER_CONFIG_PKR_XSEL2_0 0x00
#define V_028350_RASTER_CONFIG_PKR_XSEL2_1 0x01
#define V_028350_RASTER_CONFIG_PKR_XSEL2_2 0x02
#define V_028350_RASTER_CONFIG_PKR_XSEL2_3 0x03
#define S_028350_SC_MAP(x) (((x) & 0x03) << 16)
#define G_028350_SC_MAP(x) (((x) >> 16) & 0x03)
#define C_028350_SC_MAP 0xFFFCFFFF
#define V_028350_RASTER_CONFIG_SC_MAP_0 0x00
#define V_028350_RASTER_CONFIG_SC_MAP_1 0x01
#define V_028350_RASTER_CONFIG_SC_MAP_2 0x02
#define V_028350_RASTER_CONFIG_SC_MAP_3 0x03
#define S_028350_SC_XSEL(x) (((x) & 0x03) << 18)
#define G_028350_SC_XSEL(x) (((x) >> 18) & 0x03)
#define C_028350_SC_XSEL 0xFFF3FFFF
#define V_028350_RASTER_CONFIG_SC_XSEL_8_WIDE_TILE 0x00
#define V_028350_RASTER_CONFIG_SC_XSEL_16_WIDE_TILE 0x01
#define V_028350_RASTER_CONFIG_SC_XSEL_32_WIDE_TILE 0x02
#define V_028350_RASTER_CONFIG_SC_XSEL_64_WIDE_TILE 0x03
#define S_028350_SC_YSEL(x) (((x) & 0x03) << 20)
#define G_028350_SC_YSEL(x) (((x) >> 20) & 0x03)
#define C_028350_SC_YSEL 0xFFCFFFFF
#define V_028350_RASTER_CONFIG_SC_YSEL_8_WIDE_TILE 0x00
#define V_028350_RASTER_CONFIG_SC_YSEL_16_WIDE_TILE 0x01
#define V_028350_RASTER_CONFIG_SC_YSEL_32_WIDE_TILE 0x02
#define V_028350_RASTER_CONFIG_SC_YSEL_64_WIDE_TILE 0x03
#define S_028350_SE_MAP(x) (((x) & 0x03) << 24)
#define G_028350_SE_MAP(x) (((x) >> 24) & 0x03)
#define C_028350_SE_MAP 0xFCFFFFFF
#define V_028350_RASTER_CONFIG_SE_MAP_0 0x00
#define V_028350_RASTER_CONFIG_SE_MAP_1 0x01
#define V_028350_RASTER_CONFIG_SE_MAP_2 0x02
#define V_028350_RASTER_CONFIG_SE_MAP_3 0x03
#define S_028350_SE_XSEL(x) (((x) & 0x03) << 26)
#define G_028350_SE_XSEL(x) (((x) >> 26) & 0x03)
#define C_028350_SE_XSEL 0xF3FFFFFF
#define V_028350_RASTER_CONFIG_SE_XSEL_8_WIDE_TILE 0x00
#define V_028350_RASTER_CONFIG_SE_XSEL_16_WIDE_TILE 0x01
#define V_028350_RASTER_CONFIG_SE_XSEL_32_WIDE_TILE 0x02
#define V_028350_RASTER_CONFIG_SE_XSEL_64_WIDE_TILE 0x03
#define S_028350_SE_YSEL(x) (((x) & 0x03) << 28)
#define G_028350_SE_YSEL(x) (((x) >> 28) & 0x03)
#define C_028350_SE_YSEL 0xCFFFFFFF
#define V_028350_RASTER_CONFIG_SE_YSEL_8_WIDE_TILE 0x00
#define V_028350_RASTER_CONFIG_SE_YSEL_16_WIDE_TILE 0x01
#define V_028350_RASTER_CONFIG_SE_YSEL_32_WIDE_TILE 0x02
#define V_028350_RASTER_CONFIG_SE_YSEL_64_WIDE_TILE 0x03
/* CIK */
#define R_028354_PA_SC_RASTER_CONFIG_1 0x028354
#define S_028354_SE_PAIR_MAP(x) (((x) & 0x03) << 0)
#define G_028354_SE_PAIR_MAP(x) (((x) >> 0) & 0x03)
#define C_028354_SE_PAIR_MAP 0xFFFFFFFC
#define V_028354_RASTER_CONFIG_SE_PAIR_MAP_0 0x00
#define V_028354_RASTER_CONFIG_SE_PAIR_MAP_1 0x01
#define V_028354_RASTER_CONFIG_SE_PAIR_MAP_2 0x02
#define V_028354_RASTER_CONFIG_SE_PAIR_MAP_3 0x03
#define S_028354_SE_PAIR_XSEL(x) (((x) & 0x03) << 2)
#define G_028354_SE_PAIR_XSEL(x) (((x) >> 2) & 0x03)
#define C_028354_SE_PAIR_XSEL 0xFFFFFFF3
#define V_028354_RASTER_CONFIG_SE_PAIR_XSEL_8_WIDE_TILE 0x00
#define V_028354_RASTER_CONFIG_SE_PAIR_XSEL_16_WIDE_TILE 0x01
#define V_028354_RASTER_CONFIG_SE_PAIR_XSEL_32_WIDE_TILE 0x02
#define V_028354_RASTER_CONFIG_SE_PAIR_XSEL_64_WIDE_TILE 0x03
#define S_028354_SE_PAIR_YSEL(x) (((x) & 0x03) << 4)
#define G_028354_SE_PAIR_YSEL(x) (((x) >> 4) & 0x03)
#define C_028354_SE_PAIR_YSEL 0xFFFFFFCF
#define V_028354_RASTER_CONFIG_SE_PAIR_YSEL_8_WIDE_TILE 0x00
#define V_028354_RASTER_CONFIG_SE_PAIR_YSEL_16_WIDE_TILE 0x01
#define V_028354_RASTER_CONFIG_SE_PAIR_YSEL_32_WIDE_TILE 0x02
#define V_028354_RASTER_CONFIG_SE_PAIR_YSEL_64_WIDE_TILE 0x03
#define R_028358_PA_SC_SCREEN_EXTENT_CONTROL 0x028358
#define S_028358_SLICE_EVEN_ENABLE(x) (((x) & 0x03) << 0)
#define G_028358_SLICE_EVEN_ENABLE(x) (((x) >> 0) & 0x03)
#define C_028358_SLICE_EVEN_ENABLE 0xFFFFFFFC
#define S_028358_SLICE_ODD_ENABLE(x) (((x) & 0x03) << 2)
#define G_028358_SLICE_ODD_ENABLE(x) (((x) >> 2) & 0x03)
#define C_028358_SLICE_ODD_ENABLE 0xFFFFFFF3
/* */
#define R_028400_VGT_MAX_VTX_INDX 0x028400
#define R_028404_VGT_MIN_VTX_INDX 0x028404
#define R_028408_VGT_INDX_OFFSET 0x028408
#define R_02840C_VGT_MULTI_PRIM_IB_RESET_INDX 0x02840C
#define R_028414_CB_BLEND_RED 0x028414
#define R_028418_CB_BLEND_GREEN 0x028418
#define R_02841C_CB_BLEND_BLUE 0x02841C
#define R_028420_CB_BLEND_ALPHA 0x028420
/* VI */
#define R_028424_CB_DCC_CONTROL 0x028424
#define S_028424_OVERWRITE_COMBINER_DISABLE(x) (((x) & 0x1) << 0)
#define G_028424_OVERWRITE_COMBINER_DISABLE(x) (((x) >> 0) & 0x1)
#define C_028424_OVERWRITE_COMBINER_DISABLE 0xFFFFFFFE
#define S_028424_OVERWRITE_COMBINER_MRT_SHARING_DISABLE(x) (((x) & 0x1) << 1)
#define G_028424_OVERWRITE_COMBINER_MRT_SHARING_DISABLE(x) (((x) >> 1) & 0x1)
#define C_028424_OVERWRITE_COMBINER_MRT_SHARING_DISABLE 0xFFFFFFFD
#define S_028424_OVERWRITE_COMBINER_WATERMARK(x) (((x) & 0x1F) << 2)
#define G_028424_OVERWRITE_COMBINER_WATERMARK(x) (((x) >> 2) & 0x1F)
#define C_028424_OVERWRITE_COMBINER_WATERMARK 0xFFFFFF83
/* */
#define R_02842C_DB_STENCIL_CONTROL 0x02842C
#define S_02842C_STENCILFAIL(x) (((x) & 0x0F) << 0)
#define G_02842C_STENCILFAIL(x) (((x) >> 0) & 0x0F)
#define C_02842C_STENCILFAIL 0xFFFFFFF0
#define V_02842C_STENCIL_KEEP 0x00
#define V_02842C_STENCIL_ZERO 0x01
#define V_02842C_STENCIL_ONES 0x02
#define V_02842C_STENCIL_REPLACE_TEST 0x03
#define V_02842C_STENCIL_REPLACE_OP 0x04
#define V_02842C_STENCIL_ADD_CLAMP 0x05
#define V_02842C_STENCIL_SUB_CLAMP 0x06
#define V_02842C_STENCIL_INVERT 0x07
#define V_02842C_STENCIL_ADD_WRAP 0x08
#define V_02842C_STENCIL_SUB_WRAP 0x09
#define V_02842C_STENCIL_AND 0x0A
#define V_02842C_STENCIL_OR 0x0B
#define V_02842C_STENCIL_XOR 0x0C
#define V_02842C_STENCIL_NAND 0x0D
#define V_02842C_STENCIL_NOR 0x0E
#define V_02842C_STENCIL_XNOR 0x0F
#define S_02842C_STENCILZPASS(x) (((x) & 0x0F) << 4)
#define G_02842C_STENCILZPASS(x) (((x) >> 4) & 0x0F)
#define C_02842C_STENCILZPASS 0xFFFFFF0F
#define V_02842C_STENCIL_KEEP 0x00
#define V_02842C_STENCIL_ZERO 0x01
#define V_02842C_STENCIL_ONES 0x02
#define V_02842C_STENCIL_REPLACE_TEST 0x03
#define V_02842C_STENCIL_REPLACE_OP 0x04
#define V_02842C_STENCIL_ADD_CLAMP 0x05
#define V_02842C_STENCIL_SUB_CLAMP 0x06
#define V_02842C_STENCIL_INVERT 0x07
#define V_02842C_STENCIL_ADD_WRAP 0x08
#define V_02842C_STENCIL_SUB_WRAP 0x09
#define V_02842C_STENCIL_AND 0x0A
#define V_02842C_STENCIL_OR 0x0B
#define V_02842C_STENCIL_XOR 0x0C
#define V_02842C_STENCIL_NAND 0x0D
#define V_02842C_STENCIL_NOR 0x0E
#define V_02842C_STENCIL_XNOR 0x0F
#define S_02842C_STENCILZFAIL(x) (((x) & 0x0F) << 8)
#define G_02842C_STENCILZFAIL(x) (((x) >> 8) & 0x0F)
#define C_02842C_STENCILZFAIL 0xFFFFF0FF
#define V_02842C_STENCIL_KEEP 0x00
#define V_02842C_STENCIL_ZERO 0x01
#define V_02842C_STENCIL_ONES 0x02
#define V_02842C_STENCIL_REPLACE_TEST 0x03
#define V_02842C_STENCIL_REPLACE_OP 0x04
#define V_02842C_STENCIL_ADD_CLAMP 0x05
#define V_02842C_STENCIL_SUB_CLAMP 0x06
#define V_02842C_STENCIL_INVERT 0x07
#define V_02842C_STENCIL_ADD_WRAP 0x08
#define V_02842C_STENCIL_SUB_WRAP 0x09
#define V_02842C_STENCIL_AND 0x0A
#define V_02842C_STENCIL_OR 0x0B
#define V_02842C_STENCIL_XOR 0x0C
#define V_02842C_STENCIL_NAND 0x0D
#define V_02842C_STENCIL_NOR 0x0E
#define V_02842C_STENCIL_XNOR 0x0F
#define S_02842C_STENCILFAIL_BF(x) (((x) & 0x0F) << 12)
#define G_02842C_STENCILFAIL_BF(x) (((x) >> 12) & 0x0F)
#define C_02842C_STENCILFAIL_BF 0xFFFF0FFF
#define V_02842C_STENCIL_KEEP 0x00
#define V_02842C_STENCIL_ZERO 0x01
#define V_02842C_STENCIL_ONES 0x02
#define V_02842C_STENCIL_REPLACE_TEST 0x03
#define V_02842C_STENCIL_REPLACE_OP 0x04
#define V_02842C_STENCIL_ADD_CLAMP 0x05
#define V_02842C_STENCIL_SUB_CLAMP 0x06
#define V_02842C_STENCIL_INVERT 0x07
#define V_02842C_STENCIL_ADD_WRAP 0x08
#define V_02842C_STENCIL_SUB_WRAP 0x09
#define V_02842C_STENCIL_AND 0x0A
#define V_02842C_STENCIL_OR 0x0B
#define V_02842C_STENCIL_XOR 0x0C
#define V_02842C_STENCIL_NAND 0x0D
#define V_02842C_STENCIL_NOR 0x0E
#define V_02842C_STENCIL_XNOR 0x0F
#define S_02842C_STENCILZPASS_BF(x) (((x) & 0x0F) << 16)
#define G_02842C_STENCILZPASS_BF(x) (((x) >> 16) & 0x0F)
#define C_02842C_STENCILZPASS_BF 0xFFF0FFFF
#define V_02842C_STENCIL_KEEP 0x00
#define V_02842C_STENCIL_ZERO 0x01
#define V_02842C_STENCIL_ONES 0x02
#define V_02842C_STENCIL_REPLACE_TEST 0x03
#define V_02842C_STENCIL_REPLACE_OP 0x04
#define V_02842C_STENCIL_ADD_CLAMP 0x05
#define V_02842C_STENCIL_SUB_CLAMP 0x06
#define V_02842C_STENCIL_INVERT 0x07
#define V_02842C_STENCIL_ADD_WRAP 0x08
#define V_02842C_STENCIL_SUB_WRAP 0x09
#define V_02842C_STENCIL_AND 0x0A
#define V_02842C_STENCIL_OR 0x0B
#define V_02842C_STENCIL_XOR 0x0C
#define V_02842C_STENCIL_NAND 0x0D
#define V_02842C_STENCIL_NOR 0x0E
#define V_02842C_STENCIL_XNOR 0x0F
#define S_02842C_STENCILZFAIL_BF(x) (((x) & 0x0F) << 20)
#define G_02842C_STENCILZFAIL_BF(x) (((x) >> 20) & 0x0F)
#define C_02842C_STENCILZFAIL_BF 0xFF0FFFFF
#define V_02842C_STENCIL_KEEP 0x00
#define V_02842C_STENCIL_ZERO 0x01
#define V_02842C_STENCIL_ONES 0x02
#define V_02842C_STENCIL_REPLACE_TEST 0x03
#define V_02842C_STENCIL_REPLACE_OP 0x04
#define V_02842C_STENCIL_ADD_CLAMP 0x05
#define V_02842C_STENCIL_SUB_CLAMP 0x06
#define V_02842C_STENCIL_INVERT 0x07
#define V_02842C_STENCIL_ADD_WRAP 0x08
#define V_02842C_STENCIL_SUB_WRAP 0x09
#define V_02842C_STENCIL_AND 0x0A
#define V_02842C_STENCIL_OR 0x0B
#define V_02842C_STENCIL_XOR 0x0C
#define V_02842C_STENCIL_NAND 0x0D
#define V_02842C_STENCIL_NOR 0x0E
#define V_02842C_STENCIL_XNOR 0x0F
#define R_028430_DB_STENCILREFMASK 0x028430
#define S_028430_STENCILTESTVAL(x) (((x) & 0xFF) << 0)
#define G_028430_STENCILTESTVAL(x) (((x) >> 0) & 0xFF)
#define C_028430_STENCILTESTVAL 0xFFFFFF00
#define S_028430_STENCILMASK(x) (((x) & 0xFF) << 8)
#define G_028430_STENCILMASK(x) (((x) >> 8) & 0xFF)
#define C_028430_STENCILMASK 0xFFFF00FF
#define S_028430_STENCILWRITEMASK(x) (((x) & 0xFF) << 16)
#define G_028430_STENCILWRITEMASK(x) (((x) >> 16) & 0xFF)
#define C_028430_STENCILWRITEMASK 0xFF00FFFF
#define S_028430_STENCILOPVAL(x) (((x) & 0xFF) << 24)
#define G_028430_STENCILOPVAL(x) (((x) >> 24) & 0xFF)
#define C_028430_STENCILOPVAL 0x00FFFFFF
#define R_028434_DB_STENCILREFMASK_BF 0x028434
#define S_028434_STENCILTESTVAL_BF(x) (((x) & 0xFF) << 0)
#define G_028434_STENCILTESTVAL_BF(x) (((x) >> 0) & 0xFF)
#define C_028434_STENCILTESTVAL_BF 0xFFFFFF00
#define S_028434_STENCILMASK_BF(x) (((x) & 0xFF) << 8)
#define G_028434_STENCILMASK_BF(x) (((x) >> 8) & 0xFF)
#define C_028434_STENCILMASK_BF 0xFFFF00FF
#define S_028434_STENCILWRITEMASK_BF(x) (((x) & 0xFF) << 16)
#define G_028434_STENCILWRITEMASK_BF(x) (((x) >> 16) & 0xFF)
#define C_028434_STENCILWRITEMASK_BF 0xFF00FFFF
#define S_028434_STENCILOPVAL_BF(x) (((x) & 0xFF) << 24)
#define G_028434_STENCILOPVAL_BF(x) (((x) >> 24) & 0xFF)
#define C_028434_STENCILOPVAL_BF 0x00FFFFFF
#define R_02843C_PA_CL_VPORT_XSCALE 0x02843C
#define R_028440_PA_CL_VPORT_XOFFSET 0x028440
#define R_028444_PA_CL_VPORT_YSCALE 0x028444
#define R_028448_PA_CL_VPORT_YOFFSET 0x028448
#define R_02844C_PA_CL_VPORT_ZSCALE 0x02844C
#define R_028450_PA_CL_VPORT_ZOFFSET 0x028450
#define R_028454_PA_CL_VPORT_XSCALE_1 0x028454
#define R_028458_PA_CL_VPORT_XOFFSET_1 0x028458
#define R_02845C_PA_CL_VPORT_YSCALE_1 0x02845C
#define R_028460_PA_CL_VPORT_YOFFSET_1 0x028460
#define R_028464_PA_CL_VPORT_ZSCALE_1 0x028464
#define R_028468_PA_CL_VPORT_ZOFFSET_1 0x028468
#define R_02846C_PA_CL_VPORT_XSCALE_2 0x02846C
#define R_028470_PA_CL_VPORT_XOFFSET_2 0x028470
#define R_028474_PA_CL_VPORT_YSCALE_2 0x028474
#define R_028478_PA_CL_VPORT_YOFFSET_2 0x028478
#define R_02847C_PA_CL_VPORT_ZSCALE_2 0x02847C
#define R_028480_PA_CL_VPORT_ZOFFSET_2 0x028480
#define R_028484_PA_CL_VPORT_XSCALE_3 0x028484
#define R_028488_PA_CL_VPORT_XOFFSET_3 0x028488
#define R_02848C_PA_CL_VPORT_YSCALE_3 0x02848C
#define R_028490_PA_CL_VPORT_YOFFSET_3 0x028490
#define R_028494_PA_CL_VPORT_ZSCALE_3 0x028494
#define R_028498_PA_CL_VPORT_ZOFFSET_3 0x028498
#define R_02849C_PA_CL_VPORT_XSCALE_4 0x02849C
#define R_0284A0_PA_CL_VPORT_XOFFSET_4 0x0284A0
#define R_0284A4_PA_CL_VPORT_YSCALE_4 0x0284A4
#define R_0284A8_PA_CL_VPORT_YOFFSET_4 0x0284A8
#define R_0284AC_PA_CL_VPORT_ZSCALE_4 0x0284AC
#define R_0284B0_PA_CL_VPORT_ZOFFSET_4 0x0284B0
#define R_0284B4_PA_CL_VPORT_XSCALE_5 0x0284B4
#define R_0284B8_PA_CL_VPORT_XOFFSET_5 0x0284B8
#define R_0284BC_PA_CL_VPORT_YSCALE_5 0x0284BC
#define R_0284C0_PA_CL_VPORT_YOFFSET_5 0x0284C0
#define R_0284C4_PA_CL_VPORT_ZSCALE_5 0x0284C4
#define R_0284C8_PA_CL_VPORT_ZOFFSET_5 0x0284C8
#define R_0284CC_PA_CL_VPORT_XSCALE_6 0x0284CC
#define R_0284D0_PA_CL_VPORT_XOFFSET_6 0x0284D0
#define R_0284D4_PA_CL_VPORT_YSCALE_6 0x0284D4
#define R_0284D8_PA_CL_VPORT_YOFFSET_6 0x0284D8
#define R_0284DC_PA_CL_VPORT_ZSCALE_6 0x0284DC
#define R_0284E0_PA_CL_VPORT_ZOFFSET_6 0x0284E0
#define R_0284E4_PA_CL_VPORT_XSCALE_7 0x0284E4
#define R_0284E8_PA_CL_VPORT_XOFFSET_7 0x0284E8
#define R_0284EC_PA_CL_VPORT_YSCALE_7 0x0284EC
#define R_0284F0_PA_CL_VPORT_YOFFSET_7 0x0284F0
#define R_0284F4_PA_CL_VPORT_ZSCALE_7 0x0284F4
#define R_0284F8_PA_CL_VPORT_ZOFFSET_7 0x0284F8
#define R_0284FC_PA_CL_VPORT_XSCALE_8 0x0284FC
#define R_028500_PA_CL_VPORT_XOFFSET_8 0x028500
#define R_028504_PA_CL_VPORT_YSCALE_8 0x028504
#define R_028508_PA_CL_VPORT_YOFFSET_8 0x028508
#define R_02850C_PA_CL_VPORT_ZSCALE_8 0x02850C
#define R_028510_PA_CL_VPORT_ZOFFSET_8 0x028510
#define R_028514_PA_CL_VPORT_XSCALE_9 0x028514
#define R_028518_PA_CL_VPORT_XOFFSET_9 0x028518
#define R_02851C_PA_CL_VPORT_YSCALE_9 0x02851C
#define R_028520_PA_CL_VPORT_YOFFSET_9 0x028520
#define R_028524_PA_CL_VPORT_ZSCALE_9 0x028524
#define R_028528_PA_CL_VPORT_ZOFFSET_9 0x028528
#define R_02852C_PA_CL_VPORT_XSCALE_10 0x02852C
#define R_028530_PA_CL_VPORT_XOFFSET_10 0x028530
#define R_028534_PA_CL_VPORT_YSCALE_10 0x028534
#define R_028538_PA_CL_VPORT_YOFFSET_10 0x028538
#define R_02853C_PA_CL_VPORT_ZSCALE_10 0x02853C
#define R_028540_PA_CL_VPORT_ZOFFSET_10 0x028540
#define R_028544_PA_CL_VPORT_XSCALE_11 0x028544
#define R_028548_PA_CL_VPORT_XOFFSET_11 0x028548
#define R_02854C_PA_CL_VPORT_YSCALE_11 0x02854C
#define R_028550_PA_CL_VPORT_YOFFSET_11 0x028550
#define R_028554_PA_CL_VPORT_ZSCALE_11 0x028554
#define R_028558_PA_CL_VPORT_ZOFFSET_11 0x028558
#define R_02855C_PA_CL_VPORT_XSCALE_12 0x02855C
#define R_028560_PA_CL_VPORT_XOFFSET_12 0x028560
#define R_028564_PA_CL_VPORT_YSCALE_12 0x028564
#define R_028568_PA_CL_VPORT_YOFFSET_12 0x028568
#define R_02856C_PA_CL_VPORT_ZSCALE_12 0x02856C
#define R_028570_PA_CL_VPORT_ZOFFSET_12 0x028570
#define R_028574_PA_CL_VPORT_XSCALE_13 0x028574
#define R_028578_PA_CL_VPORT_XOFFSET_13 0x028578
#define R_02857C_PA_CL_VPORT_YSCALE_13 0x02857C
#define R_028580_PA_CL_VPORT_YOFFSET_13 0x028580
#define R_028584_PA_CL_VPORT_ZSCALE_13 0x028584
#define R_028588_PA_CL_VPORT_ZOFFSET_13 0x028588
#define R_02858C_PA_CL_VPORT_XSCALE_14 0x02858C
#define R_028590_PA_CL_VPORT_XOFFSET_14 0x028590
#define R_028594_PA_CL_VPORT_YSCALE_14 0x028594
#define R_028598_PA_CL_VPORT_YOFFSET_14 0x028598
#define R_02859C_PA_CL_VPORT_ZSCALE_14 0x02859C
#define R_0285A0_PA_CL_VPORT_ZOFFSET_14 0x0285A0
#define R_0285A4_PA_CL_VPORT_XSCALE_15 0x0285A4
#define R_0285A8_PA_CL_VPORT_XOFFSET_15 0x0285A8
#define R_0285AC_PA_CL_VPORT_YSCALE_15 0x0285AC
#define R_0285B0_PA_CL_VPORT_YOFFSET_15 0x0285B0
#define R_0285B4_PA_CL_VPORT_ZSCALE_15 0x0285B4
#define R_0285B8_PA_CL_VPORT_ZOFFSET_15 0x0285B8
#define R_0285BC_PA_CL_UCP_0_X 0x0285BC
#define R_0285C0_PA_CL_UCP_0_Y 0x0285C0
#define R_0285C4_PA_CL_UCP_0_Z 0x0285C4
#define R_0285C8_PA_CL_UCP_0_W 0x0285C8
#define R_0285CC_PA_CL_UCP_1_X 0x0285CC
#define R_0285D0_PA_CL_UCP_1_Y 0x0285D0
#define R_0285D4_PA_CL_UCP_1_Z 0x0285D4
#define R_0285D8_PA_CL_UCP_1_W 0x0285D8
#define R_0285DC_PA_CL_UCP_2_X 0x0285DC
#define R_0285E0_PA_CL_UCP_2_Y 0x0285E0
#define R_0285E4_PA_CL_UCP_2_Z 0x0285E4
#define R_0285E8_PA_CL_UCP_2_W 0x0285E8
#define R_0285EC_PA_CL_UCP_3_X 0x0285EC
#define R_0285F0_PA_CL_UCP_3_Y 0x0285F0
#define R_0285F4_PA_CL_UCP_3_Z 0x0285F4
#define R_0285F8_PA_CL_UCP_3_W 0x0285F8
#define R_0285FC_PA_CL_UCP_4_X 0x0285FC
#define R_028600_PA_CL_UCP_4_Y 0x028600
#define R_028604_PA_CL_UCP_4_Z 0x028604
#define R_028608_PA_CL_UCP_4_W 0x028608
#define R_02860C_PA_CL_UCP_5_X 0x02860C
#define R_028610_PA_CL_UCP_5_Y 0x028610
#define R_028614_PA_CL_UCP_5_Z 0x028614
#define R_028618_PA_CL_UCP_5_W 0x028618
#define R_028644_SPI_PS_INPUT_CNTL_0 0x028644
#define S_028644_OFFSET(x) (((x) & 0x3F) << 0)
#define G_028644_OFFSET(x) (((x) >> 0) & 0x3F)
#define C_028644_OFFSET 0xFFFFFFC0
#define S_028644_DEFAULT_VAL(x) (((x) & 0x03) << 8)
#define G_028644_DEFAULT_VAL(x) (((x) >> 8) & 0x03)
#define C_028644_DEFAULT_VAL 0xFFFFFCFF
#define V_028644_X_0_0F 0x00
#define S_028644_FLAT_SHADE(x) (((x) & 0x1) << 10)
#define G_028644_FLAT_SHADE(x) (((x) >> 10) & 0x1)
#define C_028644_FLAT_SHADE 0xFFFFFBFF
#define S_028644_CYL_WRAP(x) (((x) & 0x0F) << 13)
#define G_028644_CYL_WRAP(x) (((x) >> 13) & 0x0F)
#define C_028644_CYL_WRAP 0xFFFE1FFF
#define S_028644_PT_SPRITE_TEX(x) (((x) & 0x1) << 17)
#define G_028644_PT_SPRITE_TEX(x) (((x) >> 17) & 0x1)
#define C_028644_PT_SPRITE_TEX 0xFFFDFFFF
/* CIK */
#define S_028644_DUP(x) (((x) & 0x1) << 18)
#define G_028644_DUP(x) (((x) >> 18) & 0x1)
#define C_028644_DUP 0xFFFBFFFF
/* */
/* VI */
#define S_028644_FP16_INTERP_MODE(x) (((x) & 0x1) << 19)
#define G_028644_FP16_INTERP_MODE(x) (((x) >> 19) & 0x1)
#define C_028644_FP16_INTERP_MODE 0xFFF7FFFF
#define S_028644_USE_DEFAULT_ATTR1(x) (((x) & 0x1) << 20)
#define G_028644_USE_DEFAULT_ATTR1(x) (((x) >> 20) & 0x1)
#define C_028644_USE_DEFAULT_ATTR1 0xFFEFFFFF
#define S_028644_DEFAULT_VAL_ATTR1(x) (((x) & 0x03) << 21)
#define G_028644_DEFAULT_VAL_ATTR1(x) (((x) >> 21) & 0x03)
#define C_028644_DEFAULT_VAL_ATTR1 0xFF9FFFFF
#define S_028644_PT_SPRITE_TEX_ATTR1(x) (((x) & 0x1) << 23)
#define G_028644_PT_SPRITE_TEX_ATTR1(x) (((x) >> 23) & 0x1)
#define C_028644_PT_SPRITE_TEX_ATTR1 0xFF7FFFFF
#define S_028644_ATTR0_VALID(x) (((x) & 0x1) << 24)
#define G_028644_ATTR0_VALID(x) (((x) >> 24) & 0x1)
#define C_028644_ATTR0_VALID 0xFEFFFFFF
#define S_028644_ATTR1_VALID(x) (((x) & 0x1) << 25)
#define G_028644_ATTR1_VALID(x) (((x) >> 25) & 0x1)
#define C_028644_ATTR1_VALID 0xFDFFFFFF
/* */
#define R_028648_SPI_PS_INPUT_CNTL_1 0x028648
#define R_02864C_SPI_PS_INPUT_CNTL_2 0x02864C
#define R_028650_SPI_PS_INPUT_CNTL_3 0x028650
#define R_028654_SPI_PS_INPUT_CNTL_4 0x028654
#define R_028658_SPI_PS_INPUT_CNTL_5 0x028658
#define R_02865C_SPI_PS_INPUT_CNTL_6 0x02865C
#define R_028660_SPI_PS_INPUT_CNTL_7 0x028660
#define R_028664_SPI_PS_INPUT_CNTL_8 0x028664
#define R_028668_SPI_PS_INPUT_CNTL_9 0x028668
#define R_02866C_SPI_PS_INPUT_CNTL_10 0x02866C
#define R_028670_SPI_PS_INPUT_CNTL_11 0x028670
#define R_028674_SPI_PS_INPUT_CNTL_12 0x028674
#define R_028678_SPI_PS_INPUT_CNTL_13 0x028678
#define R_02867C_SPI_PS_INPUT_CNTL_14 0x02867C
#define R_028680_SPI_PS_INPUT_CNTL_15 0x028680
#define R_028684_SPI_PS_INPUT_CNTL_16 0x028684
#define R_028688_SPI_PS_INPUT_CNTL_17 0x028688
#define R_02868C_SPI_PS_INPUT_CNTL_18 0x02868C
#define R_028690_SPI_PS_INPUT_CNTL_19 0x028690
#define R_028694_SPI_PS_INPUT_CNTL_20 0x028694
#define R_028698_SPI_PS_INPUT_CNTL_21 0x028698
#define R_02869C_SPI_PS_INPUT_CNTL_22 0x02869C
#define R_0286A0_SPI_PS_INPUT_CNTL_23 0x0286A0
#define R_0286A4_SPI_PS_INPUT_CNTL_24 0x0286A4
#define R_0286A8_SPI_PS_INPUT_CNTL_25 0x0286A8
#define R_0286AC_SPI_PS_INPUT_CNTL_26 0x0286AC
#define R_0286B0_SPI_PS_INPUT_CNTL_27 0x0286B0
#define R_0286B4_SPI_PS_INPUT_CNTL_28 0x0286B4
#define R_0286B8_SPI_PS_INPUT_CNTL_29 0x0286B8
#define R_0286BC_SPI_PS_INPUT_CNTL_30 0x0286BC
#define R_0286C0_SPI_PS_INPUT_CNTL_31 0x0286C0
#define R_0286C4_SPI_VS_OUT_CONFIG 0x0286C4
#define S_0286C4_VS_EXPORT_COUNT(x) (((x) & 0x1F) << 1)
#define G_0286C4_VS_EXPORT_COUNT(x) (((x) >> 1) & 0x1F)
#define C_0286C4_VS_EXPORT_COUNT 0xFFFFFFC1
#define S_0286C4_VS_HALF_PACK(x) (((x) & 0x1) << 6)
#define G_0286C4_VS_HALF_PACK(x) (((x) >> 6) & 0x1)
#define C_0286C4_VS_HALF_PACK 0xFFFFFFBF
#define S_0286C4_VS_EXPORTS_FOG(x) (((x) & 0x1) << 7) /* not on CIK */
#define G_0286C4_VS_EXPORTS_FOG(x) (((x) >> 7) & 0x1) /* not on CIK */
#define C_0286C4_VS_EXPORTS_FOG 0xFFFFFF7F /* not on CIK */
#define S_0286C4_VS_OUT_FOG_VEC_ADDR(x) (((x) & 0x1F) << 8) /* not on CIK */
#define G_0286C4_VS_OUT_FOG_VEC_ADDR(x) (((x) >> 8) & 0x1F) /* not on CIK */
#define C_0286C4_VS_OUT_FOG_VEC_ADDR 0xFFFFE0FF /* not on CIK */
#define R_0286CC_SPI_PS_INPUT_ENA 0x0286CC
#define S_0286CC_PERSP_SAMPLE_ENA(x) (((x) & 0x1) << 0)
#define G_0286CC_PERSP_SAMPLE_ENA(x) (((x) >> 0) & 0x1)
#define C_0286CC_PERSP_SAMPLE_ENA 0xFFFFFFFE
#define S_0286CC_PERSP_CENTER_ENA(x) (((x) & 0x1) << 1)
#define G_0286CC_PERSP_CENTER_ENA(x) (((x) >> 1) & 0x1)
#define C_0286CC_PERSP_CENTER_ENA 0xFFFFFFFD
#define S_0286CC_PERSP_CENTROID_ENA(x) (((x) & 0x1) << 2)
#define G_0286CC_PERSP_CENTROID_ENA(x) (((x) >> 2) & 0x1)
#define C_0286CC_PERSP_CENTROID_ENA 0xFFFFFFFB
#define S_0286CC_PERSP_PULL_MODEL_ENA(x) (((x) & 0x1) << 3)
#define G_0286CC_PERSP_PULL_MODEL_ENA(x) (((x) >> 3) & 0x1)
#define C_0286CC_PERSP_PULL_MODEL_ENA 0xFFFFFFF7
#define S_0286CC_LINEAR_SAMPLE_ENA(x) (((x) & 0x1) << 4)
#define G_0286CC_LINEAR_SAMPLE_ENA(x) (((x) >> 4) & 0x1)
#define C_0286CC_LINEAR_SAMPLE_ENA 0xFFFFFFEF
#define S_0286CC_LINEAR_CENTER_ENA(x) (((x) & 0x1) << 5)
#define G_0286CC_LINEAR_CENTER_ENA(x) (((x) >> 5) & 0x1)
#define C_0286CC_LINEAR_CENTER_ENA 0xFFFFFFDF
#define S_0286CC_LINEAR_CENTROID_ENA(x) (((x) & 0x1) << 6)
#define G_0286CC_LINEAR_CENTROID_ENA(x) (((x) >> 6) & 0x1)
#define C_0286CC_LINEAR_CENTROID_ENA 0xFFFFFFBF
#define S_0286CC_LINE_STIPPLE_TEX_ENA(x) (((x) & 0x1) << 7)
#define G_0286CC_LINE_STIPPLE_TEX_ENA(x) (((x) >> 7) & 0x1)
#define C_0286CC_LINE_STIPPLE_TEX_ENA 0xFFFFFF7F
#define S_0286CC_POS_X_FLOAT_ENA(x) (((x) & 0x1) << 8)
#define G_0286CC_POS_X_FLOAT_ENA(x) (((x) >> 8) & 0x1)
#define C_0286CC_POS_X_FLOAT_ENA 0xFFFFFEFF
#define S_0286CC_POS_Y_FLOAT_ENA(x) (((x) & 0x1) << 9)
#define G_0286CC_POS_Y_FLOAT_ENA(x) (((x) >> 9) & 0x1)
#define C_0286CC_POS_Y_FLOAT_ENA 0xFFFFFDFF
#define S_0286CC_POS_Z_FLOAT_ENA(x) (((x) & 0x1) << 10)
#define G_0286CC_POS_Z_FLOAT_ENA(x) (((x) >> 10) & 0x1)
#define C_0286CC_POS_Z_FLOAT_ENA 0xFFFFFBFF
#define S_0286CC_POS_W_FLOAT_ENA(x) (((x) & 0x1) << 11)
#define G_0286CC_POS_W_FLOAT_ENA(x) (((x) >> 11) & 0x1)
#define C_0286CC_POS_W_FLOAT_ENA 0xFFFFF7FF
#define S_0286CC_FRONT_FACE_ENA(x) (((x) & 0x1) << 12)
#define G_0286CC_FRONT_FACE_ENA(x) (((x) >> 12) & 0x1)
#define C_0286CC_FRONT_FACE_ENA 0xFFFFEFFF
#define S_0286CC_ANCILLARY_ENA(x) (((x) & 0x1) << 13)
#define G_0286CC_ANCILLARY_ENA(x) (((x) >> 13) & 0x1)
#define C_0286CC_ANCILLARY_ENA 0xFFFFDFFF
#define S_0286CC_SAMPLE_COVERAGE_ENA(x) (((x) & 0x1) << 14)
#define G_0286CC_SAMPLE_COVERAGE_ENA(x) (((x) >> 14) & 0x1)
#define C_0286CC_SAMPLE_COVERAGE_ENA 0xFFFFBFFF
#define S_0286CC_POS_FIXED_PT_ENA(x) (((x) & 0x1) << 15)
#define G_0286CC_POS_FIXED_PT_ENA(x) (((x) >> 15) & 0x1)
#define C_0286CC_POS_FIXED_PT_ENA 0xFFFF7FFF
#define R_0286D0_SPI_PS_INPUT_ADDR 0x0286D0
#define S_0286D0_PERSP_SAMPLE_ENA(x) (((x) & 0x1) << 0)
#define G_0286D0_PERSP_SAMPLE_ENA(x) (((x) >> 0) & 0x1)
#define C_0286D0_PERSP_SAMPLE_ENA 0xFFFFFFFE
#define S_0286D0_PERSP_CENTER_ENA(x) (((x) & 0x1) << 1)
#define G_0286D0_PERSP_CENTER_ENA(x) (((x) >> 1) & 0x1)
#define C_0286D0_PERSP_CENTER_ENA 0xFFFFFFFD
#define S_0286D0_PERSP_CENTROID_ENA(x) (((x) & 0x1) << 2)
#define G_0286D0_PERSP_CENTROID_ENA(x) (((x) >> 2) & 0x1)
#define C_0286D0_PERSP_CENTROID_ENA 0xFFFFFFFB
#define S_0286D0_PERSP_PULL_MODEL_ENA(x) (((x) & 0x1) << 3)
#define G_0286D0_PERSP_PULL_MODEL_ENA(x) (((x) >> 3) & 0x1)
#define C_0286D0_PERSP_PULL_MODEL_ENA 0xFFFFFFF7
#define S_0286D0_LINEAR_SAMPLE_ENA(x) (((x) & 0x1) << 4)
#define G_0286D0_LINEAR_SAMPLE_ENA(x) (((x) >> 4) & 0x1)
#define C_0286D0_LINEAR_SAMPLE_ENA 0xFFFFFFEF
#define S_0286D0_LINEAR_CENTER_ENA(x) (((x) & 0x1) << 5)
#define G_0286D0_LINEAR_CENTER_ENA(x) (((x) >> 5) & 0x1)
#define C_0286D0_LINEAR_CENTER_ENA 0xFFFFFFDF
#define S_0286D0_LINEAR_CENTROID_ENA(x) (((x) & 0x1) << 6)
#define G_0286D0_LINEAR_CENTROID_ENA(x) (((x) >> 6) & 0x1)
#define C_0286D0_LINEAR_CENTROID_ENA 0xFFFFFFBF
#define S_0286D0_LINE_STIPPLE_TEX_ENA(x) (((x) & 0x1) << 7)
#define G_0286D0_LINE_STIPPLE_TEX_ENA(x) (((x) >> 7) & 0x1)
#define C_0286D0_LINE_STIPPLE_TEX_ENA 0xFFFFFF7F
#define S_0286D0_POS_X_FLOAT_ENA(x) (((x) & 0x1) << 8)
#define G_0286D0_POS_X_FLOAT_ENA(x) (((x) >> 8) & 0x1)
#define C_0286D0_POS_X_FLOAT_ENA 0xFFFFFEFF
#define S_0286D0_POS_Y_FLOAT_ENA(x) (((x) & 0x1) << 9)
#define G_0286D0_POS_Y_FLOAT_ENA(x) (((x) >> 9) & 0x1)
#define C_0286D0_POS_Y_FLOAT_ENA 0xFFFFFDFF
#define S_0286D0_POS_Z_FLOAT_ENA(x) (((x) & 0x1) << 10)
#define G_0286D0_POS_Z_FLOAT_ENA(x) (((x) >> 10) & 0x1)
#define C_0286D0_POS_Z_FLOAT_ENA 0xFFFFFBFF
#define S_0286D0_POS_W_FLOAT_ENA(x) (((x) & 0x1) << 11)
#define G_0286D0_POS_W_FLOAT_ENA(x) (((x) >> 11) & 0x1)
#define C_0286D0_POS_W_FLOAT_ENA 0xFFFFF7FF
#define S_0286D0_FRONT_FACE_ENA(x) (((x) & 0x1) << 12)
#define G_0286D0_FRONT_FACE_ENA(x) (((x) >> 12) & 0x1)
#define C_0286D0_FRONT_FACE_ENA 0xFFFFEFFF
#define S_0286D0_ANCILLARY_ENA(x) (((x) & 0x1) << 13)
#define G_0286D0_ANCILLARY_ENA(x) (((x) >> 13) & 0x1)
#define C_0286D0_ANCILLARY_ENA 0xFFFFDFFF
#define S_0286D0_SAMPLE_COVERAGE_ENA(x) (((x) & 0x1) << 14)
#define G_0286D0_SAMPLE_COVERAGE_ENA(x) (((x) >> 14) & 0x1)
#define C_0286D0_SAMPLE_COVERAGE_ENA 0xFFFFBFFF
#define S_0286D0_POS_FIXED_PT_ENA(x) (((x) & 0x1) << 15)
#define G_0286D0_POS_FIXED_PT_ENA(x) (((x) >> 15) & 0x1)
#define C_0286D0_POS_FIXED_PT_ENA 0xFFFF7FFF
#define R_0286D4_SPI_INTERP_CONTROL_0 0x0286D4
#define S_0286D4_FLAT_SHADE_ENA(x) (((x) & 0x1) << 0)
#define G_0286D4_FLAT_SHADE_ENA(x) (((x) >> 0) & 0x1)
#define C_0286D4_FLAT_SHADE_ENA 0xFFFFFFFE
#define S_0286D4_PNT_SPRITE_ENA(x) (((x) & 0x1) << 1)
#define G_0286D4_PNT_SPRITE_ENA(x) (((x) >> 1) & 0x1)
#define C_0286D4_PNT_SPRITE_ENA 0xFFFFFFFD
#define S_0286D4_PNT_SPRITE_OVRD_X(x) (((x) & 0x07) << 2)
#define G_0286D4_PNT_SPRITE_OVRD_X(x) (((x) >> 2) & 0x07)
#define C_0286D4_PNT_SPRITE_OVRD_X 0xFFFFFFE3
#define V_0286D4_SPI_PNT_SPRITE_SEL_0 0x00
#define V_0286D4_SPI_PNT_SPRITE_SEL_1 0x01
#define V_0286D4_SPI_PNT_SPRITE_SEL_S 0x02
#define V_0286D4_SPI_PNT_SPRITE_SEL_T 0x03
#define V_0286D4_SPI_PNT_SPRITE_SEL_NONE 0x04
#define S_0286D4_PNT_SPRITE_OVRD_Y(x) (((x) & 0x07) << 5)
#define G_0286D4_PNT_SPRITE_OVRD_Y(x) (((x) >> 5) & 0x07)
#define C_0286D4_PNT_SPRITE_OVRD_Y 0xFFFFFF1F
#define V_0286D4_SPI_PNT_SPRITE_SEL_0 0x00
#define V_0286D4_SPI_PNT_SPRITE_SEL_1 0x01
#define V_0286D4_SPI_PNT_SPRITE_SEL_S 0x02
#define V_0286D4_SPI_PNT_SPRITE_SEL_T 0x03
#define V_0286D4_SPI_PNT_SPRITE_SEL_NONE 0x04
#define S_0286D4_PNT_SPRITE_OVRD_Z(x) (((x) & 0x07) << 8)
#define G_0286D4_PNT_SPRITE_OVRD_Z(x) (((x) >> 8) & 0x07)
#define C_0286D4_PNT_SPRITE_OVRD_Z 0xFFFFF8FF
#define V_0286D4_SPI_PNT_SPRITE_SEL_0 0x00
#define V_0286D4_SPI_PNT_SPRITE_SEL_1 0x01
#define V_0286D4_SPI_PNT_SPRITE_SEL_S 0x02
#define V_0286D4_SPI_PNT_SPRITE_SEL_T 0x03
#define V_0286D4_SPI_PNT_SPRITE_SEL_NONE 0x04
#define S_0286D4_PNT_SPRITE_OVRD_W(x) (((x) & 0x07) << 11)
#define G_0286D4_PNT_SPRITE_OVRD_W(x) (((x) >> 11) & 0x07)
#define C_0286D4_PNT_SPRITE_OVRD_W 0xFFFFC7FF
#define V_0286D4_SPI_PNT_SPRITE_SEL_0 0x00
#define V_0286D4_SPI_PNT_SPRITE_SEL_1 0x01
#define V_0286D4_SPI_PNT_SPRITE_SEL_S 0x02
#define V_0286D4_SPI_PNT_SPRITE_SEL_T 0x03
#define V_0286D4_SPI_PNT_SPRITE_SEL_NONE 0x04
#define S_0286D4_PNT_SPRITE_TOP_1(x) (((x) & 0x1) << 14)
#define G_0286D4_PNT_SPRITE_TOP_1(x) (((x) >> 14) & 0x1)
#define C_0286D4_PNT_SPRITE_TOP_1 0xFFFFBFFF
#define R_0286D8_SPI_PS_IN_CONTROL 0x0286D8
#define S_0286D8_NUM_INTERP(x) (((x) & 0x3F) << 0)
#define G_0286D8_NUM_INTERP(x) (((x) >> 0) & 0x3F)
#define C_0286D8_NUM_INTERP 0xFFFFFFC0
#define S_0286D8_PARAM_GEN(x) (((x) & 0x1) << 6)
#define G_0286D8_PARAM_GEN(x) (((x) >> 6) & 0x1)
#define C_0286D8_PARAM_GEN 0xFFFFFFBF
#define S_0286D8_FOG_ADDR(x) (((x) & 0x7F) << 7) /* not on CIK */
#define G_0286D8_FOG_ADDR(x) (((x) >> 7) & 0x7F) /* not on CIK */
#define C_0286D8_FOG_ADDR 0xFFFFC07F /* not on CIK */
#define S_0286D8_BC_OPTIMIZE_DISABLE(x) (((x) & 0x1) << 14)
#define G_0286D8_BC_OPTIMIZE_DISABLE(x) (((x) >> 14) & 0x1)
#define C_0286D8_BC_OPTIMIZE_DISABLE 0xFFFFBFFF
#define S_0286D8_PASS_FOG_THROUGH_PS(x) (((x) & 0x1) << 15) /* not on CIK */
#define G_0286D8_PASS_FOG_THROUGH_PS(x) (((x) >> 15) & 0x1) /* not on CIK */
#define C_0286D8_PASS_FOG_THROUGH_PS 0xFFFF7FFF /* not on CIK */
#define R_0286E0_SPI_BARYC_CNTL 0x0286E0
#define S_0286E0_PERSP_CENTER_CNTL(x) (((x) & 0x1) << 0)
#define G_0286E0_PERSP_CENTER_CNTL(x) (((x) >> 0) & 0x1)
#define C_0286E0_PERSP_CENTER_CNTL 0xFFFFFFFE
#define S_0286E0_PERSP_CENTROID_CNTL(x) (((x) & 0x1) << 4)
#define G_0286E0_PERSP_CENTROID_CNTL(x) (((x) >> 4) & 0x1)
#define C_0286E0_PERSP_CENTROID_CNTL 0xFFFFFFEF
#define S_0286E0_LINEAR_CENTER_CNTL(x) (((x) & 0x1) << 8)
#define G_0286E0_LINEAR_CENTER_CNTL(x) (((x) >> 8) & 0x1)
#define C_0286E0_LINEAR_CENTER_CNTL 0xFFFFFEFF
#define S_0286E0_LINEAR_CENTROID_CNTL(x) (((x) & 0x1) << 12)
#define G_0286E0_LINEAR_CENTROID_CNTL(x) (((x) >> 12) & 0x1)
#define C_0286E0_LINEAR_CENTROID_CNTL 0xFFFFEFFF
#define S_0286E0_POS_FLOAT_LOCATION(x) (((x) & 0x03) << 16)
#define G_0286E0_POS_FLOAT_LOCATION(x) (((x) >> 16) & 0x03)
#define C_0286E0_POS_FLOAT_LOCATION 0xFFFCFFFF
#define V_0286E0_X_CALCULATE_PER_PIXEL_FLOATING_POINT_POSITION_AT 0x00
#define S_0286E0_POS_FLOAT_ULC(x) (((x) & 0x1) << 20)
#define G_0286E0_POS_FLOAT_ULC(x) (((x) >> 20) & 0x1)
#define C_0286E0_POS_FLOAT_ULC 0xFFEFFFFF
#define S_0286E0_FRONT_FACE_ALL_BITS(x) (((x) & 0x1) << 24)
#define G_0286E0_FRONT_FACE_ALL_BITS(x) (((x) >> 24) & 0x1)
#define C_0286E0_FRONT_FACE_ALL_BITS 0xFEFFFFFF
#define R_0286E8_SPI_TMPRING_SIZE 0x0286E8
#define S_0286E8_WAVES(x) (((x) & 0xFFF) << 0)
#define G_0286E8_WAVES(x) (((x) >> 0) & 0xFFF)
#define C_0286E8_WAVES 0xFFFFF000
#define S_0286E8_WAVESIZE(x) (((x) & 0x1FFF) << 12)
#define G_0286E8_WAVESIZE(x) (((x) >> 12) & 0x1FFF)
#define C_0286E8_WAVESIZE 0xFE000FFF
#define R_028704_SPI_WAVE_MGMT_1 0x028704 /* not on CIK */
#define S_028704_NUM_PS_WAVES(x) (((x) & 0x3F) << 0)
#define G_028704_NUM_PS_WAVES(x) (((x) >> 0) & 0x3F)
#define C_028704_NUM_PS_WAVES 0xFFFFFFC0
#define S_028704_NUM_VS_WAVES(x) (((x) & 0x3F) << 6)
#define G_028704_NUM_VS_WAVES(x) (((x) >> 6) & 0x3F)
#define C_028704_NUM_VS_WAVES 0xFFFFF03F
#define S_028704_NUM_GS_WAVES(x) (((x) & 0x3F) << 12)
#define G_028704_NUM_GS_WAVES(x) (((x) >> 12) & 0x3F)
#define C_028704_NUM_GS_WAVES 0xFFFC0FFF
#define S_028704_NUM_ES_WAVES(x) (((x) & 0x3F) << 18)
#define G_028704_NUM_ES_WAVES(x) (((x) >> 18) & 0x3F)
#define C_028704_NUM_ES_WAVES 0xFF03FFFF
#define S_028704_NUM_HS_WAVES(x) (((x) & 0x3F) << 24)
#define G_028704_NUM_HS_WAVES(x) (((x) >> 24) & 0x3F)
#define C_028704_NUM_HS_WAVES 0xC0FFFFFF
#define R_028708_SPI_WAVE_MGMT_2 0x028708 /* not on CIK */
#define S_028708_NUM_LS_WAVES(x) (((x) & 0x3F) << 0)
#define G_028708_NUM_LS_WAVES(x) (((x) >> 0) & 0x3F)
#define C_028708_NUM_LS_WAVES 0xFFFFFFC0
#define R_02870C_SPI_SHADER_POS_FORMAT 0x02870C
#define S_02870C_POS0_EXPORT_FORMAT(x) (((x) & 0x0F) << 0)
#define G_02870C_POS0_EXPORT_FORMAT(x) (((x) >> 0) & 0x0F)
#define C_02870C_POS0_EXPORT_FORMAT 0xFFFFFFF0
#define V_02870C_SPI_SHADER_NONE 0x00
#define V_02870C_SPI_SHADER_1COMP 0x01
#define V_02870C_SPI_SHADER_2COMP 0x02
#define V_02870C_SPI_SHADER_4COMPRESS 0x03
#define V_02870C_SPI_SHADER_4COMP 0x04
#define S_02870C_POS1_EXPORT_FORMAT(x) (((x) & 0x0F) << 4)
#define G_02870C_POS1_EXPORT_FORMAT(x) (((x) >> 4) & 0x0F)
#define C_02870C_POS1_EXPORT_FORMAT 0xFFFFFF0F
#define V_02870C_SPI_SHADER_NONE 0x00
#define V_02870C_SPI_SHADER_1COMP 0x01
#define V_02870C_SPI_SHADER_2COMP 0x02
#define V_02870C_SPI_SHADER_4COMPRESS 0x03
#define V_02870C_SPI_SHADER_4COMP 0x04
#define S_02870C_POS2_EXPORT_FORMAT(x) (((x) & 0x0F) << 8)
#define G_02870C_POS2_EXPORT_FORMAT(x) (((x) >> 8) & 0x0F)
#define C_02870C_POS2_EXPORT_FORMAT 0xFFFFF0FF
#define V_02870C_SPI_SHADER_NONE 0x00
#define V_02870C_SPI_SHADER_1COMP 0x01
#define V_02870C_SPI_SHADER_2COMP 0x02
#define V_02870C_SPI_SHADER_4COMPRESS 0x03
#define V_02870C_SPI_SHADER_4COMP 0x04
#define S_02870C_POS3_EXPORT_FORMAT(x) (((x) & 0x0F) << 12)
#define G_02870C_POS3_EXPORT_FORMAT(x) (((x) >> 12) & 0x0F)
#define C_02870C_POS3_EXPORT_FORMAT 0xFFFF0FFF
#define V_02870C_SPI_SHADER_NONE 0x00
#define V_02870C_SPI_SHADER_1COMP 0x01
#define V_02870C_SPI_SHADER_2COMP 0x02
#define V_02870C_SPI_SHADER_4COMPRESS 0x03
#define V_02870C_SPI_SHADER_4COMP 0x04
#define R_028710_SPI_SHADER_Z_FORMAT 0x028710
#define S_028710_Z_EXPORT_FORMAT(x) (((x) & 0x0F) << 0)
#define G_028710_Z_EXPORT_FORMAT(x) (((x) >> 0) & 0x0F)
#define C_028710_Z_EXPORT_FORMAT 0xFFFFFFF0
#define V_028710_SPI_SHADER_ZERO 0x00
#define V_028710_SPI_SHADER_32_R 0x01
#define V_028710_SPI_SHADER_32_GR 0x02
#define V_028710_SPI_SHADER_32_AR 0x03
#define V_028710_SPI_SHADER_FP16_ABGR 0x04
#define V_028710_SPI_SHADER_UNORM16_ABGR 0x05
#define V_028710_SPI_SHADER_SNORM16_ABGR 0x06
#define V_028710_SPI_SHADER_UINT16_ABGR 0x07
#define V_028710_SPI_SHADER_SINT16_ABGR 0x08
#define V_028710_SPI_SHADER_32_ABGR 0x09
#define R_028714_SPI_SHADER_COL_FORMAT 0x028714
#define S_028714_COL0_EXPORT_FORMAT(x) (((x) & 0x0F) << 0)
#define G_028714_COL0_EXPORT_FORMAT(x) (((x) >> 0) & 0x0F)
#define C_028714_COL0_EXPORT_FORMAT 0xFFFFFFF0
#define V_028714_SPI_SHADER_ZERO 0x00
#define V_028714_SPI_SHADER_32_R 0x01
#define V_028714_SPI_SHADER_32_GR 0x02
#define V_028714_SPI_SHADER_32_AR 0x03
#define V_028714_SPI_SHADER_FP16_ABGR 0x04
#define V_028714_SPI_SHADER_UNORM16_ABGR 0x05
#define V_028714_SPI_SHADER_SNORM16_ABGR 0x06
#define V_028714_SPI_SHADER_UINT16_ABGR 0x07
#define V_028714_SPI_SHADER_SINT16_ABGR 0x08
#define V_028714_SPI_SHADER_32_ABGR 0x09
#define S_028714_COL1_EXPORT_FORMAT(x) (((x) & 0x0F) << 4)
#define G_028714_COL1_EXPORT_FORMAT(x) (((x) >> 4) & 0x0F)
#define C_028714_COL1_EXPORT_FORMAT 0xFFFFFF0F
#define V_028714_SPI_SHADER_ZERO 0x00
#define V_028714_SPI_SHADER_32_R 0x01
#define V_028714_SPI_SHADER_32_GR 0x02
#define V_028714_SPI_SHADER_32_AR 0x03
#define V_028714_SPI_SHADER_FP16_ABGR 0x04
#define V_028714_SPI_SHADER_UNORM16_ABGR 0x05
#define V_028714_SPI_SHADER_SNORM16_ABGR 0x06
#define V_028714_SPI_SHADER_UINT16_ABGR 0x07
#define V_028714_SPI_SHADER_SINT16_ABGR 0x08
#define V_028714_SPI_SHADER_32_ABGR 0x09
#define S_028714_COL2_EXPORT_FORMAT(x) (((x) & 0x0F) << 8)
#define G_028714_COL2_EXPORT_FORMAT(x) (((x) >> 8) & 0x0F)
#define C_028714_COL2_EXPORT_FORMAT 0xFFFFF0FF
#define V_028714_SPI_SHADER_ZERO 0x00
#define V_028714_SPI_SHADER_32_R 0x01
#define V_028714_SPI_SHADER_32_GR 0x02
#define V_028714_SPI_SHADER_32_AR 0x03
#define V_028714_SPI_SHADER_FP16_ABGR 0x04
#define V_028714_SPI_SHADER_UNORM16_ABGR 0x05
#define V_028714_SPI_SHADER_SNORM16_ABGR 0x06
#define V_028714_SPI_SHADER_UINT16_ABGR 0x07
#define V_028714_SPI_SHADER_SINT16_ABGR 0x08
#define V_028714_SPI_SHADER_32_ABGR 0x09
#define S_028714_COL3_EXPORT_FORMAT(x) (((x) & 0x0F) << 12)
#define G_028714_COL3_EXPORT_FORMAT(x) (((x) >> 12) & 0x0F)
#define C_028714_COL3_EXPORT_FORMAT 0xFFFF0FFF
#define V_028714_SPI_SHADER_ZERO 0x00
#define V_028714_SPI_SHADER_32_R 0x01
#define V_028714_SPI_SHADER_32_GR 0x02
#define V_028714_SPI_SHADER_32_AR 0x03
#define V_028714_SPI_SHADER_FP16_ABGR 0x04
#define V_028714_SPI_SHADER_UNORM16_ABGR 0x05
#define V_028714_SPI_SHADER_SNORM16_ABGR 0x06
#define V_028714_SPI_SHADER_UINT16_ABGR 0x07
#define V_028714_SPI_SHADER_SINT16_ABGR 0x08
#define V_028714_SPI_SHADER_32_ABGR 0x09
#define S_028714_COL4_EXPORT_FORMAT(x) (((x) & 0x0F) << 16)
#define G_028714_COL4_EXPORT_FORMAT(x) (((x) >> 16) & 0x0F)
#define C_028714_COL4_EXPORT_FORMAT 0xFFF0FFFF
#define V_028714_SPI_SHADER_ZERO 0x00
#define V_028714_SPI_SHADER_32_R 0x01
#define V_028714_SPI_SHADER_32_GR 0x02
#define V_028714_SPI_SHADER_32_AR 0x03
#define V_028714_SPI_SHADER_FP16_ABGR 0x04
#define V_028714_SPI_SHADER_UNORM16_ABGR 0x05
#define V_028714_SPI_SHADER_SNORM16_ABGR 0x06
#define V_028714_SPI_SHADER_UINT16_ABGR 0x07
#define V_028714_SPI_SHADER_SINT16_ABGR 0x08
#define V_028714_SPI_SHADER_32_ABGR 0x09
#define S_028714_COL5_EXPORT_FORMAT(x) (((x) & 0x0F) << 20)
#define G_028714_COL5_EXPORT_FORMAT(x) (((x) >> 20) & 0x0F)
#define C_028714_COL5_EXPORT_FORMAT 0xFF0FFFFF
#define V_028714_SPI_SHADER_ZERO 0x00
#define V_028714_SPI_SHADER_32_R 0x01
#define V_028714_SPI_SHADER_32_GR 0x02
#define V_028714_SPI_SHADER_32_AR 0x03
#define V_028714_SPI_SHADER_FP16_ABGR 0x04
#define V_028714_SPI_SHADER_UNORM16_ABGR 0x05
#define V_028714_SPI_SHADER_SNORM16_ABGR 0x06
#define V_028714_SPI_SHADER_UINT16_ABGR 0x07
#define V_028714_SPI_SHADER_SINT16_ABGR 0x08
#define V_028714_SPI_SHADER_32_ABGR 0x09
#define S_028714_COL6_EXPORT_FORMAT(x) (((x) & 0x0F) << 24)
#define G_028714_COL6_EXPORT_FORMAT(x) (((x) >> 24) & 0x0F)
#define C_028714_COL6_EXPORT_FORMAT 0xF0FFFFFF
#define V_028714_SPI_SHADER_ZERO 0x00
#define V_028714_SPI_SHADER_32_R 0x01
#define V_028714_SPI_SHADER_32_GR 0x02
#define V_028714_SPI_SHADER_32_AR 0x03
#define V_028714_SPI_SHADER_FP16_ABGR 0x04
#define V_028714_SPI_SHADER_UNORM16_ABGR 0x05
#define V_028714_SPI_SHADER_SNORM16_ABGR 0x06
#define V_028714_SPI_SHADER_UINT16_ABGR 0x07
#define V_028714_SPI_SHADER_SINT16_ABGR 0x08
#define V_028714_SPI_SHADER_32_ABGR 0x09
#define S_028714_COL7_EXPORT_FORMAT(x) (((x) & 0x0F) << 28)
#define G_028714_COL7_EXPORT_FORMAT(x) (((x) >> 28) & 0x0F)
#define C_028714_COL7_EXPORT_FORMAT 0x0FFFFFFF
#define V_028714_SPI_SHADER_ZERO 0x00
#define V_028714_SPI_SHADER_32_R 0x01
#define V_028714_SPI_SHADER_32_GR 0x02
#define V_028714_SPI_SHADER_32_AR 0x03
#define V_028714_SPI_SHADER_FP16_ABGR 0x04
#define V_028714_SPI_SHADER_UNORM16_ABGR 0x05
#define V_028714_SPI_SHADER_SNORM16_ABGR 0x06
#define V_028714_SPI_SHADER_UINT16_ABGR 0x07
#define V_028714_SPI_SHADER_SINT16_ABGR 0x08
#define V_028714_SPI_SHADER_32_ABGR 0x09
#define R_028780_CB_BLEND0_CONTROL 0x028780
#define S_028780_COLOR_SRCBLEND(x) (((x) & 0x1F) << 0)
#define G_028780_COLOR_SRCBLEND(x) (((x) >> 0) & 0x1F)
#define C_028780_COLOR_SRCBLEND 0xFFFFFFE0
#define V_028780_BLEND_ZERO 0x00
#define V_028780_BLEND_ONE 0x01
#define V_028780_BLEND_SRC_COLOR 0x02
#define V_028780_BLEND_ONE_MINUS_SRC_COLOR 0x03
#define V_028780_BLEND_SRC_ALPHA 0x04
#define V_028780_BLEND_ONE_MINUS_SRC_ALPHA 0x05
#define V_028780_BLEND_DST_ALPHA 0x06
#define V_028780_BLEND_ONE_MINUS_DST_ALPHA 0x07
#define V_028780_BLEND_DST_COLOR 0x08
#define V_028780_BLEND_ONE_MINUS_DST_COLOR 0x09
#define V_028780_BLEND_SRC_ALPHA_SATURATE 0x0A
#define V_028780_BLEND_CONSTANT_COLOR 0x0D
#define V_028780_BLEND_ONE_MINUS_CONSTANT_COLOR 0x0E
#define V_028780_BLEND_SRC1_COLOR 0x0F
#define V_028780_BLEND_INV_SRC1_COLOR 0x10
#define V_028780_BLEND_SRC1_ALPHA 0x11
#define V_028780_BLEND_INV_SRC1_ALPHA 0x12
#define V_028780_BLEND_CONSTANT_ALPHA 0x13
#define V_028780_BLEND_ONE_MINUS_CONSTANT_ALPHA 0x14
#define S_028780_COLOR_COMB_FCN(x) (((x) & 0x07) << 5)
#define G_028780_COLOR_COMB_FCN(x) (((x) >> 5) & 0x07)
#define C_028780_COLOR_COMB_FCN 0xFFFFFF1F
#define V_028780_COMB_DST_PLUS_SRC 0x00
#define V_028780_COMB_SRC_MINUS_DST 0x01
#define V_028780_COMB_MIN_DST_SRC 0x02
#define V_028780_COMB_MAX_DST_SRC 0x03
#define V_028780_COMB_DST_MINUS_SRC 0x04
#define S_028780_COLOR_DESTBLEND(x) (((x) & 0x1F) << 8)
#define G_028780_COLOR_DESTBLEND(x) (((x) >> 8) & 0x1F)
#define C_028780_COLOR_DESTBLEND 0xFFFFE0FF
#define V_028780_BLEND_ZERO 0x00
#define V_028780_BLEND_ONE 0x01
#define V_028780_BLEND_SRC_COLOR 0x02
#define V_028780_BLEND_ONE_MINUS_SRC_COLOR 0x03
#define V_028780_BLEND_SRC_ALPHA 0x04
#define V_028780_BLEND_ONE_MINUS_SRC_ALPHA 0x05
#define V_028780_BLEND_DST_ALPHA 0x06
#define V_028780_BLEND_ONE_MINUS_DST_ALPHA 0x07
#define V_028780_BLEND_DST_COLOR 0x08
#define V_028780_BLEND_ONE_MINUS_DST_COLOR 0x09
#define V_028780_BLEND_SRC_ALPHA_SATURATE 0x0A
#define V_028780_BLEND_CONSTANT_COLOR 0x0D
#define V_028780_BLEND_ONE_MINUS_CONSTANT_COLOR 0x0E
#define V_028780_BLEND_SRC1_COLOR 0x0F
#define V_028780_BLEND_INV_SRC1_COLOR 0x10
#define V_028780_BLEND_SRC1_ALPHA 0x11
#define V_028780_BLEND_INV_SRC1_ALPHA 0x12
#define V_028780_BLEND_CONSTANT_ALPHA 0x13
#define V_028780_BLEND_ONE_MINUS_CONSTANT_ALPHA 0x14
#define S_028780_ALPHA_SRCBLEND(x) (((x) & 0x1F) << 16)
#define G_028780_ALPHA_SRCBLEND(x) (((x) >> 16) & 0x1F)
#define C_028780_ALPHA_SRCBLEND 0xFFE0FFFF
#define V_028780_BLEND_ZERO 0x00
#define V_028780_BLEND_ONE 0x01
#define V_028780_BLEND_SRC_COLOR 0x02
#define V_028780_BLEND_ONE_MINUS_SRC_COLOR 0x03
#define V_028780_BLEND_SRC_ALPHA 0x04
#define V_028780_BLEND_ONE_MINUS_SRC_ALPHA 0x05
#define V_028780_BLEND_DST_ALPHA 0x06
#define V_028780_BLEND_ONE_MINUS_DST_ALPHA 0x07
#define V_028780_BLEND_DST_COLOR 0x08
#define V_028780_BLEND_ONE_MINUS_DST_COLOR 0x09
#define V_028780_BLEND_SRC_ALPHA_SATURATE 0x0A
#define V_028780_BLEND_CONSTANT_COLOR 0x0D
#define V_028780_BLEND_ONE_MINUS_CONSTANT_COLOR 0x0E
#define V_028780_BLEND_SRC1_COLOR 0x0F
#define V_028780_BLEND_INV_SRC1_COLOR 0x10
#define V_028780_BLEND_SRC1_ALPHA 0x11
#define V_028780_BLEND_INV_SRC1_ALPHA 0x12
#define V_028780_BLEND_CONSTANT_ALPHA 0x13
#define V_028780_BLEND_ONE_MINUS_CONSTANT_ALPHA 0x14
#define S_028780_ALPHA_COMB_FCN(x) (((x) & 0x07) << 21)
#define G_028780_ALPHA_COMB_FCN(x) (((x) >> 21) & 0x07)
#define C_028780_ALPHA_COMB_FCN 0xFF1FFFFF
#define V_028780_COMB_DST_PLUS_SRC 0x00
#define V_028780_COMB_SRC_MINUS_DST 0x01
#define V_028780_COMB_MIN_DST_SRC 0x02
#define V_028780_COMB_MAX_DST_SRC 0x03
#define V_028780_COMB_DST_MINUS_SRC 0x04
#define S_028780_ALPHA_DESTBLEND(x) (((x) & 0x1F) << 24)
#define G_028780_ALPHA_DESTBLEND(x) (((x) >> 24) & 0x1F)
#define C_028780_ALPHA_DESTBLEND 0xE0FFFFFF
#define V_028780_BLEND_ZERO 0x00
#define V_028780_BLEND_ONE 0x01
#define V_028780_BLEND_SRC_COLOR 0x02
#define V_028780_BLEND_ONE_MINUS_SRC_COLOR 0x03
#define V_028780_BLEND_SRC_ALPHA 0x04
#define V_028780_BLEND_ONE_MINUS_SRC_ALPHA 0x05
#define V_028780_BLEND_DST_ALPHA 0x06
#define V_028780_BLEND_ONE_MINUS_DST_ALPHA 0x07
#define V_028780_BLEND_DST_COLOR 0x08
#define V_028780_BLEND_ONE_MINUS_DST_COLOR 0x09
#define V_028780_BLEND_SRC_ALPHA_SATURATE 0x0A
#define V_028780_BLEND_CONSTANT_COLOR 0x0D
#define V_028780_BLEND_ONE_MINUS_CONSTANT_COLOR 0x0E
#define V_028780_BLEND_SRC1_COLOR 0x0F
#define V_028780_BLEND_INV_SRC1_COLOR 0x10
#define V_028780_BLEND_SRC1_ALPHA 0x11
#define V_028780_BLEND_INV_SRC1_ALPHA 0x12
#define V_028780_BLEND_CONSTANT_ALPHA 0x13
#define V_028780_BLEND_ONE_MINUS_CONSTANT_ALPHA 0x14
#define S_028780_SEPARATE_ALPHA_BLEND(x) (((x) & 0x1) << 29)
#define G_028780_SEPARATE_ALPHA_BLEND(x) (((x) >> 29) & 0x1)
#define C_028780_SEPARATE_ALPHA_BLEND 0xDFFFFFFF
#define S_028780_ENABLE(x) (((x) & 0x1) << 30)
#define G_028780_ENABLE(x) (((x) >> 30) & 0x1)
#define C_028780_ENABLE 0xBFFFFFFF
#define S_028780_DISABLE_ROP3(x) (((x) & 0x1) << 31)
#define G_028780_DISABLE_ROP3(x) (((x) >> 31) & 0x1)
#define C_028780_DISABLE_ROP3 0x7FFFFFFF
#define R_028784_CB_BLEND1_CONTROL 0x028784
#define R_028788_CB_BLEND2_CONTROL 0x028788
#define R_02878C_CB_BLEND3_CONTROL 0x02878C
#define R_028790_CB_BLEND4_CONTROL 0x028790
#define R_028794_CB_BLEND5_CONTROL 0x028794
#define R_028798_CB_BLEND6_CONTROL 0x028798
#define R_02879C_CB_BLEND7_CONTROL 0x02879C
#define R_0287CC_CS_COPY_STATE 0x0287CC
#define S_0287CC_SRC_STATE_ID(x) (((x) & 0x07) << 0)
#define G_0287CC_SRC_STATE_ID(x) (((x) >> 0) & 0x07)
#define C_0287CC_SRC_STATE_ID 0xFFFFFFF8
#define R_0287D4_PA_CL_POINT_X_RAD 0x0287D4
#define R_0287D8_PA_CL_POINT_Y_RAD 0x0287D8
#define R_0287DC_PA_CL_POINT_SIZE 0x0287DC
#define R_0287E0_PA_CL_POINT_CULL_RAD 0x0287E0
#define R_0287E4_VGT_DMA_BASE_HI 0x0287E4
#define S_0287E4_BASE_ADDR(x) (((x) & 0xFF) << 0)
#define G_0287E4_BASE_ADDR(x) (((x) >> 0) & 0xFF)
#define C_0287E4_BASE_ADDR 0xFFFFFF00
#define R_0287E8_VGT_DMA_BASE 0x0287E8
#define R_0287F0_VGT_DRAW_INITIATOR 0x0287F0
#define S_0287F0_SOURCE_SELECT(x) (((x) & 0x03) << 0)
#define G_0287F0_SOURCE_SELECT(x) (((x) >> 0) & 0x03)
#define C_0287F0_SOURCE_SELECT 0xFFFFFFFC
#define V_0287F0_DI_SRC_SEL_DMA 0x00
#define V_0287F0_DI_SRC_SEL_IMMEDIATE 0x01 /* not on CIK */
#define V_0287F0_DI_SRC_SEL_AUTO_INDEX 0x02
#define V_0287F0_DI_SRC_SEL_RESERVED 0x03
#define S_0287F0_MAJOR_MODE(x) (((x) & 0x03) << 2)
#define G_0287F0_MAJOR_MODE(x) (((x) >> 2) & 0x03)
#define C_0287F0_MAJOR_MODE 0xFFFFFFF3
#define V_0287F0_DI_MAJOR_MODE_0 0x00
#define V_0287F0_DI_MAJOR_MODE_1 0x01
#define S_0287F0_NOT_EOP(x) (((x) & 0x1) << 5)
#define G_0287F0_NOT_EOP(x) (((x) >> 5) & 0x1)
#define C_0287F0_NOT_EOP 0xFFFFFFDF
#define S_0287F0_USE_OPAQUE(x) (((x) & 0x1) << 6)
#define G_0287F0_USE_OPAQUE(x) (((x) >> 6) & 0x1)
#define C_0287F0_USE_OPAQUE 0xFFFFFFBF
#define R_0287F4_VGT_IMMED_DATA 0x0287F4 /* not on CIK */
#define R_0287F8_VGT_EVENT_ADDRESS_REG 0x0287F8
#define S_0287F8_ADDRESS_LOW(x) (((x) & 0xFFFFFFF) << 0)
#define G_0287F8_ADDRESS_LOW(x) (((x) >> 0) & 0xFFFFFFF)
#define C_0287F8_ADDRESS_LOW 0xF0000000
#define R_028800_DB_DEPTH_CONTROL 0x028800
#define S_028800_STENCIL_ENABLE(x) (((x) & 0x1) << 0)
#define G_028800_STENCIL_ENABLE(x) (((x) >> 0) & 0x1)
#define C_028800_STENCIL_ENABLE 0xFFFFFFFE
#define S_028800_Z_ENABLE(x) (((x) & 0x1) << 1)
#define G_028800_Z_ENABLE(x) (((x) >> 1) & 0x1)
#define C_028800_Z_ENABLE 0xFFFFFFFD
#define S_028800_Z_WRITE_ENABLE(x) (((x) & 0x1) << 2)
#define G_028800_Z_WRITE_ENABLE(x) (((x) >> 2) & 0x1)
#define C_028800_Z_WRITE_ENABLE 0xFFFFFFFB
#define S_028800_DEPTH_BOUNDS_ENABLE(x) (((x) & 0x1) << 3)
#define G_028800_DEPTH_BOUNDS_ENABLE(x) (((x) >> 3) & 0x1)
#define C_028800_DEPTH_BOUNDS_ENABLE 0xFFFFFFF7
#define S_028800_ZFUNC(x) (((x) & 0x07) << 4)
#define G_028800_ZFUNC(x) (((x) >> 4) & 0x07)
#define C_028800_ZFUNC 0xFFFFFF8F
#define V_028800_FRAG_NEVER 0x00
#define V_028800_FRAG_LESS 0x01
#define V_028800_FRAG_EQUAL 0x02
#define V_028800_FRAG_LEQUAL 0x03
#define V_028800_FRAG_GREATER 0x04
#define V_028800_FRAG_NOTEQUAL 0x05
#define V_028800_FRAG_GEQUAL 0x06
#define V_028800_FRAG_ALWAYS 0x07
#define S_028800_BACKFACE_ENABLE(x) (((x) & 0x1) << 7)
#define G_028800_BACKFACE_ENABLE(x) (((x) >> 7) & 0x1)
#define C_028800_BACKFACE_ENABLE 0xFFFFFF7F
#define S_028800_STENCILFUNC(x) (((x) & 0x07) << 8)
#define G_028800_STENCILFUNC(x) (((x) >> 8) & 0x07)
#define C_028800_STENCILFUNC 0xFFFFF8FF
#define V_028800_REF_NEVER 0x00
#define V_028800_REF_LESS 0x01
#define V_028800_REF_EQUAL 0x02
#define V_028800_REF_LEQUAL 0x03
#define V_028800_REF_GREATER 0x04
#define V_028800_REF_NOTEQUAL 0x05
#define V_028800_REF_GEQUAL 0x06
#define V_028800_REF_ALWAYS 0x07
#define S_028800_STENCILFUNC_BF(x) (((x) & 0x07) << 20)
#define G_028800_STENCILFUNC_BF(x) (((x) >> 20) & 0x07)
#define C_028800_STENCILFUNC_BF 0xFF8FFFFF
#define V_028800_REF_NEVER 0x00
#define V_028800_REF_LESS 0x01
#define V_028800_REF_EQUAL 0x02
#define V_028800_REF_LEQUAL 0x03
#define V_028800_REF_GREATER 0x04
#define V_028800_REF_NOTEQUAL 0x05
#define V_028800_REF_GEQUAL 0x06
#define V_028800_REF_ALWAYS 0x07
#define S_028800_ENABLE_COLOR_WRITES_ON_DEPTH_FAIL(x) (((x) & 0x1) << 30)
#define G_028800_ENABLE_COLOR_WRITES_ON_DEPTH_FAIL(x) (((x) >> 30) & 0x1)
#define C_028800_ENABLE_COLOR_WRITES_ON_DEPTH_FAIL 0xBFFFFFFF
#define S_028800_DISABLE_COLOR_WRITES_ON_DEPTH_PASS(x) (((x) & 0x1) << 31)
#define G_028800_DISABLE_COLOR_WRITES_ON_DEPTH_PASS(x) (((x) >> 31) & 0x1)
#define C_028800_DISABLE_COLOR_WRITES_ON_DEPTH_PASS 0x7FFFFFFF
#define R_028804_DB_EQAA 0x028804
#define S_028804_MAX_ANCHOR_SAMPLES(x) (((x) & 0x7) << 0)
#define G_028804_MAX_ANCHOR_SAMPLES(x) (((x) >> 0) & 0x07)
#define C_028804_MAX_ANCHOR_SAMPLES 0xFFFFFFF8
#define S_028804_PS_ITER_SAMPLES(x) (((x) & 0x7) << 4)
#define G_028804_PS_ITER_SAMPLES(x) (((x) >> 4) & 0x07)
#define C_028804_PS_ITER_SAMPLES 0xFFFFFF8F
#define S_028804_MASK_EXPORT_NUM_SAMPLES(x) (((x) & 0x7) << 8)
#define G_028804_MASK_EXPORT_NUM_SAMPLES(x) (((x) >> 8) & 0x07)
#define C_028804_MASK_EXPORT_NUM_SAMPLES 0xFFFFF8FF
#define S_028804_ALPHA_TO_MASK_NUM_SAMPLES(x) (((x) & 0x7) << 12)
#define G_028804_ALPHA_TO_MASK_NUM_SAMPLES(x) (((x) >> 12) & 0x07)
#define C_028804_ALPHA_TO_MASK_NUM_SAMPLES 0xFFFF8FFF
#define S_028804_HIGH_QUALITY_INTERSECTIONS(x) (((x) & 0x1) << 16)
#define G_028804_HIGH_QUALITY_INTERSECTIONS(x) (((x) >> 16) & 0x1)
#define C_028804_HIGH_QUALITY_INTERSECTIONS 0xFFFEFFFF
#define S_028804_INCOHERENT_EQAA_READS(x) (((x) & 0x1) << 17)
#define G_028804_INCOHERENT_EQAA_READS(x) (((x) >> 17) & 0x1)
#define C_028804_INCOHERENT_EQAA_READS 0xFFFDFFFF
#define S_028804_INTERPOLATE_COMP_Z(x) (((x) & 0x1) << 18)
#define G_028804_INTERPOLATE_COMP_Z(x) (((x) >> 18) & 0x1)
#define C_028804_INTERPOLATE_COMP_Z 0xFFFBFFFF
#define S_028804_INTERPOLATE_SRC_Z(x) (((x) & 0x1) << 19)
#define G_028804_INTERPOLATE_SRC_Z(x) (((x) >> 19) & 0x1)
#define C_028804_INTERPOLATE_SRC_Z 0xFFF7FFFF
#define S_028804_STATIC_ANCHOR_ASSOCIATIONS(x) (((x) & 0x1) << 20)
#define G_028804_STATIC_ANCHOR_ASSOCIATIONS(x) (((x) >> 20) & 0x1)
#define C_028804_STATIC_ANCHOR_ASSOCIATIONS 0xFFEFFFFF
#define S_028804_ALPHA_TO_MASK_EQAA_DISABLE(x) (((x) & 0x1) << 21)
#define G_028804_ALPHA_TO_MASK_EQAA_DISABLE(x) (((x) >> 21) & 0x1)
#define C_028804_ALPHA_TO_MASK_EQAA_DISABLE 0xFFDFFFFF
#define S_028804_OVERRASTERIZATION_AMOUNT(x) (((x) & 0x07) << 24)
#define G_028804_OVERRASTERIZATION_AMOUNT(x) (((x) >> 24) & 0x07)
#define C_028804_OVERRASTERIZATION_AMOUNT 0xF8FFFFFF
#define S_028804_ENABLE_POSTZ_OVERRASTERIZATION(x) (((x) & 0x1) << 27)
#define G_028804_ENABLE_POSTZ_OVERRASTERIZATION(x) (((x) >> 27) & 0x1)
#define C_028804_ENABLE_POSTZ_OVERRASTERIZATION 0xF7FFFFFF
#define R_028808_CB_COLOR_CONTROL 0x028808
#define S_028808_DEGAMMA_ENABLE(x) (((x) & 0x1) << 3)
#define G_028808_DEGAMMA_ENABLE(x) (((x) >> 3) & 0x1)
#define C_028808_DEGAMMA_ENABLE 0xFFFFFFF7
#define S_028808_MODE(x) (((x) & 0x07) << 4)
#define G_028808_MODE(x) (((x) >> 4) & 0x07)
#define C_028808_MODE 0xFFFFFF8F
#define V_028808_CB_DISABLE 0x00
#define V_028808_CB_NORMAL 0x01
#define V_028808_CB_ELIMINATE_FAST_CLEAR 0x02
#define V_028808_CB_RESOLVE 0x03
#define V_028808_CB_FMASK_DECOMPRESS 0x05
#define S_028808_ROP3(x) (((x) & 0xFF) << 16)
#define G_028808_ROP3(x) (((x) >> 16) & 0xFF)
#define C_028808_ROP3 0xFF00FFFF
#define V_028808_X_0X00 0x00
#define V_028808_X_0X05 0x05
#define V_028808_X_0X0A 0x0A
#define V_028808_X_0X0F 0x0F
#define V_028808_X_0X11 0x11
#define V_028808_X_0X22 0x22
#define V_028808_X_0X33 0x33
#define V_028808_X_0X44 0x44
#define V_028808_X_0X50 0x50
#define V_028808_X_0X55 0x55
#define V_028808_X_0X5A 0x5A
#define V_028808_X_0X5F 0x5F
#define V_028808_X_0X66 0x66
#define V_028808_X_0X77 0x77
#define V_028808_X_0X88 0x88
#define V_028808_X_0X99 0x99
#define V_028808_X_0XA0 0xA0
#define V_028808_X_0XA5 0xA5
#define V_028808_X_0XAA 0xAA
#define V_028808_X_0XAF 0xAF
#define V_028808_X_0XBB 0xBB
#define V_028808_X_0XCC 0xCC
#define V_028808_X_0XDD 0xDD
#define V_028808_X_0XEE 0xEE
#define V_028808_X_0XF0 0xF0
#define V_028808_X_0XF5 0xF5
#define V_028808_X_0XFA 0xFA
#define V_028808_X_0XFF 0xFF
#define R_02880C_DB_SHADER_CONTROL 0x02880C
#define S_02880C_Z_EXPORT_ENABLE(x) (((x) & 0x1) << 0)
#define G_02880C_Z_EXPORT_ENABLE(x) (((x) >> 0) & 0x1)
#define C_02880C_Z_EXPORT_ENABLE 0xFFFFFFFE
#define S_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE(x) (((x) & 0x1) << 1)
#define G_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE(x) (((x) >> 1) & 0x1)
#define C_02880C_STENCIL_TEST_VAL_EXPORT_ENABLE 0xFFFFFFFD
#define S_02880C_STENCIL_OP_VAL_EXPORT_ENABLE(x) (((x) & 0x1) << 2)
#define G_02880C_STENCIL_OP_VAL_EXPORT_ENABLE(x) (((x) >> 2) & 0x1)
#define C_02880C_STENCIL_OP_VAL_EXPORT_ENABLE 0xFFFFFFFB
#define S_02880C_Z_ORDER(x) (((x) & 0x03) << 4)
#define G_02880C_Z_ORDER(x) (((x) >> 4) & 0x03)
#define C_02880C_Z_ORDER 0xFFFFFFCF
#define V_02880C_LATE_Z 0x00
#define V_02880C_EARLY_Z_THEN_LATE_Z 0x01
#define V_02880C_RE_Z 0x02
#define V_02880C_EARLY_Z_THEN_RE_Z 0x03
#define S_02880C_KILL_ENABLE(x) (((x) & 0x1) << 6)
#define G_02880C_KILL_ENABLE(x) (((x) >> 6) & 0x1)
#define C_02880C_KILL_ENABLE 0xFFFFFFBF
#define S_02880C_COVERAGE_TO_MASK_ENABLE(x) (((x) & 0x1) << 7)
#define G_02880C_COVERAGE_TO_MASK_ENABLE(x) (((x) >> 7) & 0x1)
#define C_02880C_COVERAGE_TO_MASK_ENABLE 0xFFFFFF7F
#define S_02880C_MASK_EXPORT_ENABLE(x) (((x) & 0x1) << 8)
#define G_02880C_MASK_EXPORT_ENABLE(x) (((x) >> 8) & 0x1)
#define C_02880C_MASK_EXPORT_ENABLE 0xFFFFFEFF
#define S_02880C_EXEC_ON_HIER_FAIL(x) (((x) & 0x1) << 9)
#define G_02880C_EXEC_ON_HIER_FAIL(x) (((x) >> 9) & 0x1)
#define C_02880C_EXEC_ON_HIER_FAIL 0xFFFFFDFF
#define S_02880C_EXEC_ON_NOOP(x) (((x) & 0x1) << 10)
#define G_02880C_EXEC_ON_NOOP(x) (((x) >> 10) & 0x1)
#define C_02880C_EXEC_ON_NOOP 0xFFFFFBFF
#define S_02880C_ALPHA_TO_MASK_DISABLE(x) (((x) & 0x1) << 11)
#define G_02880C_ALPHA_TO_MASK_DISABLE(x) (((x) >> 11) & 0x1)
#define C_02880C_ALPHA_TO_MASK_DISABLE 0xFFFFF7FF
#define S_02880C_DEPTH_BEFORE_SHADER(x) (((x) & 0x1) << 12)
#define G_02880C_DEPTH_BEFORE_SHADER(x) (((x) >> 12) & 0x1)
#define C_02880C_DEPTH_BEFORE_SHADER 0xFFFFEFFF
/* CIK */
#define S_02880C_CONSERVATIVE_Z_EXPORT(x) (((x) & 0x03) << 13)
#define G_02880C_CONSERVATIVE_Z_EXPORT(x) (((x) >> 13) & 0x03)
#define C_02880C_CONSERVATIVE_Z_EXPORT 0xFFFF9FFF
#define V_02880C_EXPORT_ANY_Z 0
#define V_02880C_EXPORT_LESS_THAN_Z 1
#define V_02880C_EXPORT_GREATER_THAN_Z 2
#define V_02880C_EXPORT_RESERVED 3
/* */
#define R_028810_PA_CL_CLIP_CNTL 0x028810
#define S_028810_UCP_ENA_0(x) (((x) & 0x1) << 0)
#define G_028810_UCP_ENA_0(x) (((x) >> 0) & 0x1)
#define C_028810_UCP_ENA_0 0xFFFFFFFE
#define S_028810_UCP_ENA_1(x) (((x) & 0x1) << 1)
#define G_028810_UCP_ENA_1(x) (((x) >> 1) & 0x1)
#define C_028810_UCP_ENA_1 0xFFFFFFFD
#define S_028810_UCP_ENA_2(x) (((x) & 0x1) << 2)
#define G_028810_UCP_ENA_2(x) (((x) >> 2) & 0x1)
#define C_028810_UCP_ENA_2 0xFFFFFFFB
#define S_028810_UCP_ENA_3(x) (((x) & 0x1) << 3)
#define G_028810_UCP_ENA_3(x) (((x) >> 3) & 0x1)
#define C_028810_UCP_ENA_3 0xFFFFFFF7
#define S_028810_UCP_ENA_4(x) (((x) & 0x1) << 4)
#define G_028810_UCP_ENA_4(x) (((x) >> 4) & 0x1)
#define C_028810_UCP_ENA_4 0xFFFFFFEF
#define S_028810_UCP_ENA_5(x) (((x) & 0x1) << 5)
#define G_028810_UCP_ENA_5(x) (((x) >> 5) & 0x1)
#define C_028810_UCP_ENA_5 0xFFFFFFDF
#define S_028810_PS_UCP_Y_SCALE_NEG(x) (((x) & 0x1) << 13)
#define G_028810_PS_UCP_Y_SCALE_NEG(x) (((x) >> 13) & 0x1)
#define C_028810_PS_UCP_Y_SCALE_NEG 0xFFFFDFFF
#define S_028810_PS_UCP_MODE(x) (((x) & 0x03) << 14)
#define G_028810_PS_UCP_MODE(x) (((x) >> 14) & 0x03)
#define C_028810_PS_UCP_MODE 0xFFFF3FFF
#define S_028810_CLIP_DISABLE(x) (((x) & 0x1) << 16)
#define G_028810_CLIP_DISABLE(x) (((x) >> 16) & 0x1)
#define C_028810_CLIP_DISABLE 0xFFFEFFFF
#define S_028810_UCP_CULL_ONLY_ENA(x) (((x) & 0x1) << 17)
#define G_028810_UCP_CULL_ONLY_ENA(x) (((x) >> 17) & 0x1)
#define C_028810_UCP_CULL_ONLY_ENA 0xFFFDFFFF
#define S_028810_BOUNDARY_EDGE_FLAG_ENA(x) (((x) & 0x1) << 18)
#define G_028810_BOUNDARY_EDGE_FLAG_ENA(x) (((x) >> 18) & 0x1)
#define C_028810_BOUNDARY_EDGE_FLAG_ENA 0xFFFBFFFF
#define S_028810_DX_CLIP_SPACE_DEF(x) (((x) & 0x1) << 19)
#define G_028810_DX_CLIP_SPACE_DEF(x) (((x) >> 19) & 0x1)
#define C_028810_DX_CLIP_SPACE_DEF 0xFFF7FFFF
#define S_028810_DIS_CLIP_ERR_DETECT(x) (((x) & 0x1) << 20)
#define G_028810_DIS_CLIP_ERR_DETECT(x) (((x) >> 20) & 0x1)
#define C_028810_DIS_CLIP_ERR_DETECT 0xFFEFFFFF
#define S_028810_VTX_KILL_OR(x) (((x) & 0x1) << 21)
#define G_028810_VTX_KILL_OR(x) (((x) >> 21) & 0x1)
#define C_028810_VTX_KILL_OR 0xFFDFFFFF
#define S_028810_DX_RASTERIZATION_KILL(x) (((x) & 0x1) << 22)
#define G_028810_DX_RASTERIZATION_KILL(x) (((x) >> 22) & 0x1)
#define C_028810_DX_RASTERIZATION_KILL 0xFFBFFFFF
#define S_028810_DX_LINEAR_ATTR_CLIP_ENA(x) (((x) & 0x1) << 24)
#define G_028810_DX_LINEAR_ATTR_CLIP_ENA(x) (((x) >> 24) & 0x1)
#define C_028810_DX_LINEAR_ATTR_CLIP_ENA 0xFEFFFFFF
#define S_028810_VTE_VPORT_PROVOKE_DISABLE(x) (((x) & 0x1) << 25)
#define G_028810_VTE_VPORT_PROVOKE_DISABLE(x) (((x) >> 25) & 0x1)
#define C_028810_VTE_VPORT_PROVOKE_DISABLE 0xFDFFFFFF
#define S_028810_ZCLIP_NEAR_DISABLE(x) (((x) & 0x1) << 26)
#define G_028810_ZCLIP_NEAR_DISABLE(x) (((x) >> 26) & 0x1)
#define C_028810_ZCLIP_NEAR_DISABLE 0xFBFFFFFF
#define S_028810_ZCLIP_FAR_DISABLE(x) (((x) & 0x1) << 27)
#define G_028810_ZCLIP_FAR_DISABLE(x) (((x) >> 27) & 0x1)
#define C_028810_ZCLIP_FAR_DISABLE 0xF7FFFFFF
#define R_028814_PA_SU_SC_MODE_CNTL 0x028814
#define S_028814_CULL_FRONT(x) (((x) & 0x1) << 0)
#define G_028814_CULL_FRONT(x) (((x) >> 0) & 0x1)
#define C_028814_CULL_FRONT 0xFFFFFFFE
#define S_028814_CULL_BACK(x) (((x) & 0x1) << 1)
#define G_028814_CULL_BACK(x) (((x) >> 1) & 0x1)
#define C_028814_CULL_BACK 0xFFFFFFFD
#define S_028814_FACE(x) (((x) & 0x1) << 2)
#define G_028814_FACE(x) (((x) >> 2) & 0x1)
#define C_028814_FACE 0xFFFFFFFB
#define S_028814_POLY_MODE(x) (((x) & 0x03) << 3)
#define G_028814_POLY_MODE(x) (((x) >> 3) & 0x03)
#define C_028814_POLY_MODE 0xFFFFFFE7
#define V_028814_X_DISABLE_POLY_MODE 0x00
#define V_028814_X_DUAL_MODE 0x01
#define S_028814_POLYMODE_FRONT_PTYPE(x) (((x) & 0x07) << 5)
#define G_028814_POLYMODE_FRONT_PTYPE(x) (((x) >> 5) & 0x07)
#define C_028814_POLYMODE_FRONT_PTYPE 0xFFFFFF1F
#define V_028814_X_DRAW_POINTS 0x00
#define V_028814_X_DRAW_LINES 0x01
#define V_028814_X_DRAW_TRIANGLES 0x02
#define S_028814_POLYMODE_BACK_PTYPE(x) (((x) & 0x07) << 8)
#define G_028814_POLYMODE_BACK_PTYPE(x) (((x) >> 8) & 0x07)
#define C_028814_POLYMODE_BACK_PTYPE 0xFFFFF8FF
#define V_028814_X_DRAW_POINTS 0x00
#define V_028814_X_DRAW_LINES 0x01
#define V_028814_X_DRAW_TRIANGLES 0x02
#define S_028814_POLY_OFFSET_FRONT_ENABLE(x) (((x) & 0x1) << 11)
#define G_028814_POLY_OFFSET_FRONT_ENABLE(x) (((x) >> 11) & 0x1)
#define C_028814_POLY_OFFSET_FRONT_ENABLE 0xFFFFF7FF
#define S_028814_POLY_OFFSET_BACK_ENABLE(x) (((x) & 0x1) << 12)
#define G_028814_POLY_OFFSET_BACK_ENABLE(x) (((x) >> 12) & 0x1)
#define C_028814_POLY_OFFSET_BACK_ENABLE 0xFFFFEFFF
#define S_028814_POLY_OFFSET_PARA_ENABLE(x) (((x) & 0x1) << 13)
#define G_028814_POLY_OFFSET_PARA_ENABLE(x) (((x) >> 13) & 0x1)
#define C_028814_POLY_OFFSET_PARA_ENABLE 0xFFFFDFFF
#define S_028814_VTX_WINDOW_OFFSET_ENABLE(x) (((x) & 0x1) << 16)
#define G_028814_VTX_WINDOW_OFFSET_ENABLE(x) (((x) >> 16) & 0x1)
#define C_028814_VTX_WINDOW_OFFSET_ENABLE 0xFFFEFFFF
#define S_028814_PROVOKING_VTX_LAST(x) (((x) & 0x1) << 19)
#define G_028814_PROVOKING_VTX_LAST(x) (((x) >> 19) & 0x1)
#define C_028814_PROVOKING_VTX_LAST 0xFFF7FFFF
#define S_028814_PERSP_CORR_DIS(x) (((x) & 0x1) << 20)
#define G_028814_PERSP_CORR_DIS(x) (((x) >> 20) & 0x1)
#define C_028814_PERSP_CORR_DIS 0xFFEFFFFF
#define S_028814_MULTI_PRIM_IB_ENA(x) (((x) & 0x1) << 21)
#define G_028814_MULTI_PRIM_IB_ENA(x) (((x) >> 21) & 0x1)
#define C_028814_MULTI_PRIM_IB_ENA 0xFFDFFFFF
#define R_028818_PA_CL_VTE_CNTL 0x028818
#define S_028818_VPORT_X_SCALE_ENA(x) (((x) & 0x1) << 0)
#define G_028818_VPORT_X_SCALE_ENA(x) (((x) >> 0) & 0x1)
#define C_028818_VPORT_X_SCALE_ENA 0xFFFFFFFE
#define S_028818_VPORT_X_OFFSET_ENA(x) (((x) & 0x1) << 1)
#define G_028818_VPORT_X_OFFSET_ENA(x) (((x) >> 1) & 0x1)
#define C_028818_VPORT_X_OFFSET_ENA 0xFFFFFFFD
#define S_028818_VPORT_Y_SCALE_ENA(x) (((x) & 0x1) << 2)
#define G_028818_VPORT_Y_SCALE_ENA(x) (((x) >> 2) & 0x1)
#define C_028818_VPORT_Y_SCALE_ENA 0xFFFFFFFB
#define S_028818_VPORT_Y_OFFSET_ENA(x) (((x) & 0x1) << 3)
#define G_028818_VPORT_Y_OFFSET_ENA(x) (((x) >> 3) & 0x1)
#define C_028818_VPORT_Y_OFFSET_ENA 0xFFFFFFF7
#define S_028818_VPORT_Z_SCALE_ENA(x) (((x) & 0x1) << 4)
#define G_028818_VPORT_Z_SCALE_ENA(x) (((x) >> 4) & 0x1)
#define C_028818_VPORT_Z_SCALE_ENA 0xFFFFFFEF
#define S_028818_VPORT_Z_OFFSET_ENA(x) (((x) & 0x1) << 5)
#define G_028818_VPORT_Z_OFFSET_ENA(x) (((x) >> 5) & 0x1)
#define C_028818_VPORT_Z_OFFSET_ENA 0xFFFFFFDF
#define S_028818_VTX_XY_FMT(x) (((x) & 0x1) << 8)
#define G_028818_VTX_XY_FMT(x) (((x) >> 8) & 0x1)
#define C_028818_VTX_XY_FMT 0xFFFFFEFF
#define S_028818_VTX_Z_FMT(x) (((x) & 0x1) << 9)
#define G_028818_VTX_Z_FMT(x) (((x) >> 9) & 0x1)
#define C_028818_VTX_Z_FMT 0xFFFFFDFF
#define S_028818_VTX_W0_FMT(x) (((x) & 0x1) << 10)
#define G_028818_VTX_W0_FMT(x) (((x) >> 10) & 0x1)
#define C_028818_VTX_W0_FMT 0xFFFFFBFF
#define R_02881C_PA_CL_VS_OUT_CNTL 0x02881C
#define S_02881C_CLIP_DIST_ENA_0(x) (((x) & 0x1) << 0)
#define G_02881C_CLIP_DIST_ENA_0(x) (((x) >> 0) & 0x1)
#define C_02881C_CLIP_DIST_ENA_0 0xFFFFFFFE
#define S_02881C_CLIP_DIST_ENA_1(x) (((x) & 0x1) << 1)
#define G_02881C_CLIP_DIST_ENA_1(x) (((x) >> 1) & 0x1)
#define C_02881C_CLIP_DIST_ENA_1 0xFFFFFFFD
#define S_02881C_CLIP_DIST_ENA_2(x) (((x) & 0x1) << 2)
#define G_02881C_CLIP_DIST_ENA_2(x) (((x) >> 2) & 0x1)
#define C_02881C_CLIP_DIST_ENA_2 0xFFFFFFFB
#define S_02881C_CLIP_DIST_ENA_3(x) (((x) & 0x1) << 3)
#define G_02881C_CLIP_DIST_ENA_3(x) (((x) >> 3) & 0x1)
#define C_02881C_CLIP_DIST_ENA_3 0xFFFFFFF7
#define S_02881C_CLIP_DIST_ENA_4(x) (((x) & 0x1) << 4)
#define G_02881C_CLIP_DIST_ENA_4(x) (((x) >> 4) & 0x1)
#define C_02881C_CLIP_DIST_ENA_4 0xFFFFFFEF
#define S_02881C_CLIP_DIST_ENA_5(x) (((x) & 0x1) << 5)
#define G_02881C_CLIP_DIST_ENA_5(x) (((x) >> 5) & 0x1)
#define C_02881C_CLIP_DIST_ENA_5 0xFFFFFFDF
#define S_02881C_CLIP_DIST_ENA_6(x) (((x) & 0x1) << 6)
#define G_02881C_CLIP_DIST_ENA_6(x) (((x) >> 6) & 0x1)
#define C_02881C_CLIP_DIST_ENA_6 0xFFFFFFBF
#define S_02881C_CLIP_DIST_ENA_7(x) (((x) & 0x1) << 7)
#define G_02881C_CLIP_DIST_ENA_7(x) (((x) >> 7) & 0x1)
#define C_02881C_CLIP_DIST_ENA_7 0xFFFFFF7F
#define S_02881C_CULL_DIST_ENA_0(x) (((x) & 0x1) << 8)
#define G_02881C_CULL_DIST_ENA_0(x) (((x) >> 8) & 0x1)
#define C_02881C_CULL_DIST_ENA_0 0xFFFFFEFF
#define S_02881C_CULL_DIST_ENA_1(x) (((x) & 0x1) << 9)
#define G_02881C_CULL_DIST_ENA_1(x) (((x) >> 9) & 0x1)
#define C_02881C_CULL_DIST_ENA_1 0xFFFFFDFF
#define S_02881C_CULL_DIST_ENA_2(x) (((x) & 0x1) << 10)
#define G_02881C_CULL_DIST_ENA_2(x) (((x) >> 10) & 0x1)
#define C_02881C_CULL_DIST_ENA_2 0xFFFFFBFF
#define S_02881C_CULL_DIST_ENA_3(x) (((x) & 0x1) << 11)
#define G_02881C_CULL_DIST_ENA_3(x) (((x) >> 11) & 0x1)
#define C_02881C_CULL_DIST_ENA_3 0xFFFFF7FF
#define S_02881C_CULL_DIST_ENA_4(x) (((x) & 0x1) << 12)
#define G_02881C_CULL_DIST_ENA_4(x) (((x) >> 12) & 0x1)
#define C_02881C_CULL_DIST_ENA_4 0xFFFFEFFF
#define S_02881C_CULL_DIST_ENA_5(x) (((x) & 0x1) << 13)
#define G_02881C_CULL_DIST_ENA_5(x) (((x) >> 13) & 0x1)
#define C_02881C_CULL_DIST_ENA_5 0xFFFFDFFF
#define S_02881C_CULL_DIST_ENA_6(x) (((x) & 0x1) << 14)
#define G_02881C_CULL_DIST_ENA_6(x) (((x) >> 14) & 0x1)
#define C_02881C_CULL_DIST_ENA_6 0xFFFFBFFF
#define S_02881C_CULL_DIST_ENA_7(x) (((x) & 0x1) << 15)
#define G_02881C_CULL_DIST_ENA_7(x) (((x) >> 15) & 0x1)
#define C_02881C_CULL_DIST_ENA_7 0xFFFF7FFF
#define S_02881C_USE_VTX_POINT_SIZE(x) (((x) & 0x1) << 16)
#define G_02881C_USE_VTX_POINT_SIZE(x) (((x) >> 16) & 0x1)
#define C_02881C_USE_VTX_POINT_SIZE 0xFFFEFFFF
#define S_02881C_USE_VTX_EDGE_FLAG(x) (((x) & 0x1) << 17)
#define G_02881C_USE_VTX_EDGE_FLAG(x) (((x) >> 17) & 0x1)
#define C_02881C_USE_VTX_EDGE_FLAG 0xFFFDFFFF
#define S_02881C_USE_VTX_RENDER_TARGET_INDX(x) (((x) & 0x1) << 18)
#define G_02881C_USE_VTX_RENDER_TARGET_INDX(x) (((x) >> 18) & 0x1)
#define C_02881C_USE_VTX_RENDER_TARGET_INDX 0xFFFBFFFF
#define S_02881C_USE_VTX_VIEWPORT_INDX(x) (((x) & 0x1) << 19)
#define G_02881C_USE_VTX_VIEWPORT_INDX(x) (((x) >> 19) & 0x1)
#define C_02881C_USE_VTX_VIEWPORT_INDX 0xFFF7FFFF
#define S_02881C_USE_VTX_KILL_FLAG(x) (((x) & 0x1) << 20)
#define G_02881C_USE_VTX_KILL_FLAG(x) (((x) >> 20) & 0x1)
#define C_02881C_USE_VTX_KILL_FLAG 0xFFEFFFFF
#define S_02881C_VS_OUT_MISC_VEC_ENA(x) (((x) & 0x1) << 21)
#define G_02881C_VS_OUT_MISC_VEC_ENA(x) (((x) >> 21) & 0x1)
#define C_02881C_VS_OUT_MISC_VEC_ENA 0xFFDFFFFF
#define S_02881C_VS_OUT_CCDIST0_VEC_ENA(x) (((x) & 0x1) << 22)
#define G_02881C_VS_OUT_CCDIST0_VEC_ENA(x) (((x) >> 22) & 0x1)
#define C_02881C_VS_OUT_CCDIST0_VEC_ENA 0xFFBFFFFF
#define S_02881C_VS_OUT_CCDIST1_VEC_ENA(x) (((x) & 0x1) << 23)
#define G_02881C_VS_OUT_CCDIST1_VEC_ENA(x) (((x) >> 23) & 0x1)
#define C_02881C_VS_OUT_CCDIST1_VEC_ENA 0xFF7FFFFF
#define S_02881C_VS_OUT_MISC_SIDE_BUS_ENA(x) (((x) & 0x1) << 24)
#define G_02881C_VS_OUT_MISC_SIDE_BUS_ENA(x) (((x) >> 24) & 0x1)
#define C_02881C_VS_OUT_MISC_SIDE_BUS_ENA 0xFEFFFFFF
#define S_02881C_USE_VTX_GS_CUT_FLAG(x) (((x) & 0x1) << 25)
#define G_02881C_USE_VTX_GS_CUT_FLAG(x) (((x) >> 25) & 0x1)
#define C_02881C_USE_VTX_GS_CUT_FLAG 0xFDFFFFFF
/* VI */
#define S_02881C_USE_VTX_LINE_WIDTH(x) (((x) & 0x1) << 26)
#define G_02881C_USE_VTX_LINE_WIDTH(x) (((x) >> 26) & 0x1)
#define C_02881C_USE_VTX_LINE_WIDTH 0xFBFFFFFF
/* */
#define R_028820_PA_CL_NANINF_CNTL 0x028820
#define S_028820_VTE_XY_INF_DISCARD(x) (((x) & 0x1) << 0)
#define G_028820_VTE_XY_INF_DISCARD(x) (((x) >> 0) & 0x1)
#define C_028820_VTE_XY_INF_DISCARD 0xFFFFFFFE
#define S_028820_VTE_Z_INF_DISCARD(x) (((x) & 0x1) << 1)
#define G_028820_VTE_Z_INF_DISCARD(x) (((x) >> 1) & 0x1)
#define C_028820_VTE_Z_INF_DISCARD 0xFFFFFFFD
#define S_028820_VTE_W_INF_DISCARD(x) (((x) & 0x1) << 2)
#define G_028820_VTE_W_INF_DISCARD(x) (((x) >> 2) & 0x1)
#define C_028820_VTE_W_INF_DISCARD 0xFFFFFFFB
#define S_028820_VTE_0XNANINF_IS_0(x) (((x) & 0x1) << 3)
#define G_028820_VTE_0XNANINF_IS_0(x) (((x) >> 3) & 0x1)
#define C_028820_VTE_0XNANINF_IS_0 0xFFFFFFF7
#define S_028820_VTE_XY_NAN_RETAIN(x) (((x) & 0x1) << 4)
#define G_028820_VTE_XY_NAN_RETAIN(x) (((x) >> 4) & 0x1)
#define C_028820_VTE_XY_NAN_RETAIN 0xFFFFFFEF
#define S_028820_VTE_Z_NAN_RETAIN(x) (((x) & 0x1) << 5)
#define G_028820_VTE_Z_NAN_RETAIN(x) (((x) >> 5) & 0x1)
#define C_028820_VTE_Z_NAN_RETAIN 0xFFFFFFDF
#define S_028820_VTE_W_NAN_RETAIN(x) (((x) & 0x1) << 6)
#define G_028820_VTE_W_NAN_RETAIN(x) (((x) >> 6) & 0x1)
#define C_028820_VTE_W_NAN_RETAIN 0xFFFFFFBF
#define S_028820_VTE_W_RECIP_NAN_IS_0(x) (((x) & 0x1) << 7)
#define G_028820_VTE_W_RECIP_NAN_IS_0(x) (((x) >> 7) & 0x1)
#define C_028820_VTE_W_RECIP_NAN_IS_0 0xFFFFFF7F
#define S_028820_VS_XY_NAN_TO_INF(x) (((x) & 0x1) << 8)
#define G_028820_VS_XY_NAN_TO_INF(x) (((x) >> 8) & 0x1)
#define C_028820_VS_XY_NAN_TO_INF 0xFFFFFEFF
#define S_028820_VS_XY_INF_RETAIN(x) (((x) & 0x1) << 9)
#define G_028820_VS_XY_INF_RETAIN(x) (((x) >> 9) & 0x1)
#define C_028820_VS_XY_INF_RETAIN 0xFFFFFDFF
#define S_028820_VS_Z_NAN_TO_INF(x) (((x) & 0x1) << 10)
#define G_028820_VS_Z_NAN_TO_INF(x) (((x) >> 10) & 0x1)
#define C_028820_VS_Z_NAN_TO_INF 0xFFFFFBFF
#define S_028820_VS_Z_INF_RETAIN(x) (((x) & 0x1) << 11)
#define G_028820_VS_Z_INF_RETAIN(x) (((x) >> 11) & 0x1)
#define C_028820_VS_Z_INF_RETAIN 0xFFFFF7FF
#define S_028820_VS_W_NAN_TO_INF(x) (((x) & 0x1) << 12)
#define G_028820_VS_W_NAN_TO_INF(x) (((x) >> 12) & 0x1)
#define C_028820_VS_W_NAN_TO_INF 0xFFFFEFFF
#define S_028820_VS_W_INF_RETAIN(x) (((x) & 0x1) << 13)
#define G_028820_VS_W_INF_RETAIN(x) (((x) >> 13) & 0x1)
#define C_028820_VS_W_INF_RETAIN 0xFFFFDFFF
#define S_028820_VS_CLIP_DIST_INF_DISCARD(x) (((x) & 0x1) << 14)
#define G_028820_VS_CLIP_DIST_INF_DISCARD(x) (((x) >> 14) & 0x1)
#define C_028820_VS_CLIP_DIST_INF_DISCARD 0xFFFFBFFF
#define S_028820_VTE_NO_OUTPUT_NEG_0(x) (((x) & 0x1) << 20)
#define G_028820_VTE_NO_OUTPUT_NEG_0(x) (((x) >> 20) & 0x1)
#define C_028820_VTE_NO_OUTPUT_NEG_0 0xFFEFFFFF
#define R_028824_PA_SU_LINE_STIPPLE_CNTL 0x028824
#define S_028824_LINE_STIPPLE_RESET(x) (((x) & 0x03) << 0)
#define G_028824_LINE_STIPPLE_RESET(x) (((x) >> 0) & 0x03)
#define C_028824_LINE_STIPPLE_RESET 0xFFFFFFFC
#define S_028824_EXPAND_FULL_LENGTH(x) (((x) & 0x1) << 2)
#define G_028824_EXPAND_FULL_LENGTH(x) (((x) >> 2) & 0x1)
#define C_028824_EXPAND_FULL_LENGTH 0xFFFFFFFB
#define S_028824_FRACTIONAL_ACCUM(x) (((x) & 0x1) << 3)
#define G_028824_FRACTIONAL_ACCUM(x) (((x) >> 3) & 0x1)
#define C_028824_FRACTIONAL_ACCUM 0xFFFFFFF7
#define S_028824_DIAMOND_ADJUST(x) (((x) & 0x1) << 4)
#define G_028824_DIAMOND_ADJUST(x) (((x) >> 4) & 0x1)
#define C_028824_DIAMOND_ADJUST 0xFFFFFFEF
#define R_028828_PA_SU_LINE_STIPPLE_SCALE 0x028828
#define R_02882C_PA_SU_PRIM_FILTER_CNTL 0x02882C
#define S_02882C_TRIANGLE_FILTER_DISABLE(x) (((x) & 0x1) << 0)
#define G_02882C_TRIANGLE_FILTER_DISABLE(x) (((x) >> 0) & 0x1)
#define C_02882C_TRIANGLE_FILTER_DISABLE 0xFFFFFFFE
#define S_02882C_LINE_FILTER_DISABLE(x) (((x) & 0x1) << 1)
#define G_02882C_LINE_FILTER_DISABLE(x) (((x) >> 1) & 0x1)
#define C_02882C_LINE_FILTER_DISABLE 0xFFFFFFFD
#define S_02882C_POINT_FILTER_DISABLE(x) (((x) & 0x1) << 2)
#define G_02882C_POINT_FILTER_DISABLE(x) (((x) >> 2) & 0x1)
#define C_02882C_POINT_FILTER_DISABLE 0xFFFFFFFB
#define S_02882C_RECTANGLE_FILTER_DISABLE(x) (((x) & 0x1) << 3)
#define G_02882C_RECTANGLE_FILTER_DISABLE(x) (((x) >> 3) & 0x1)
#define C_02882C_RECTANGLE_FILTER_DISABLE 0xFFFFFFF7
#define S_02882C_TRIANGLE_EXPAND_ENA(x) (((x) & 0x1) << 4)
#define G_02882C_TRIANGLE_EXPAND_ENA(x) (((x) >> 4) & 0x1)
#define C_02882C_TRIANGLE_EXPAND_ENA 0xFFFFFFEF
#define S_02882C_LINE_EXPAND_ENA(x) (((x) & 0x1) << 5)
#define G_02882C_LINE_EXPAND_ENA(x) (((x) >> 5) & 0x1)
#define C_02882C_LINE_EXPAND_ENA 0xFFFFFFDF
#define S_02882C_POINT_EXPAND_ENA(x) (((x) & 0x1) << 6)
#define G_02882C_POINT_EXPAND_ENA(x) (((x) >> 6) & 0x1)
#define C_02882C_POINT_EXPAND_ENA 0xFFFFFFBF
#define S_02882C_RECTANGLE_EXPAND_ENA(x) (((x) & 0x1) << 7)
#define G_02882C_RECTANGLE_EXPAND_ENA(x) (((x) >> 7) & 0x1)
#define C_02882C_RECTANGLE_EXPAND_ENA 0xFFFFFF7F
#define S_02882C_PRIM_EXPAND_CONSTANT(x) (((x) & 0xFF) << 8)
#define G_02882C_PRIM_EXPAND_CONSTANT(x) (((x) >> 8) & 0xFF)
#define C_02882C_PRIM_EXPAND_CONSTANT 0xFFFF00FF
/* CIK */
#define S_02882C_XMAX_RIGHT_EXCLUSION(x) (((x) & 0x1) << 30)
#define G_02882C_XMAX_RIGHT_EXCLUSION(x) (((x) >> 30) & 0x1)
#define C_02882C_XMAX_RIGHT_EXCLUSION 0xBFFFFFFF
#define S_02882C_YMAX_BOTTOM_EXCLUSION(x) (((x) & 0x1) << 31)
#define G_02882C_YMAX_BOTTOM_EXCLUSION(x) (((x) >> 31) & 0x1)
#define C_02882C_YMAX_BOTTOM_EXCLUSION 0x7FFFFFFF
/* */
#define R_028A00_PA_SU_POINT_SIZE 0x028A00
#define S_028A00_HEIGHT(x) (((x) & 0xFFFF) << 0)
#define G_028A00_HEIGHT(x) (((x) >> 0) & 0xFFFF)
#define C_028A00_HEIGHT 0xFFFF0000
#define S_028A00_WIDTH(x) (((x) & 0xFFFF) << 16)
#define G_028A00_WIDTH(x) (((x) >> 16) & 0xFFFF)
#define C_028A00_WIDTH 0x0000FFFF
#define R_028A04_PA_SU_POINT_MINMAX 0x028A04
#define S_028A04_MIN_SIZE(x) (((x) & 0xFFFF) << 0)
#define G_028A04_MIN_SIZE(x) (((x) >> 0) & 0xFFFF)
#define C_028A04_MIN_SIZE 0xFFFF0000
#define S_028A04_MAX_SIZE(x) (((x) & 0xFFFF) << 16)
#define G_028A04_MAX_SIZE(x) (((x) >> 16) & 0xFFFF)
#define C_028A04_MAX_SIZE 0x0000FFFF
#define R_028A08_PA_SU_LINE_CNTL 0x028A08
#define S_028A08_WIDTH(x) (((x) & 0xFFFF) << 0)
#define G_028A08_WIDTH(x) (((x) >> 0) & 0xFFFF)
#define C_028A08_WIDTH 0xFFFF0000
#define R_028A0C_PA_SC_LINE_STIPPLE 0x028A0C
#define S_028A0C_LINE_PATTERN(x) (((x) & 0xFFFF) << 0)
#define G_028A0C_LINE_PATTERN(x) (((x) >> 0) & 0xFFFF)
#define C_028A0C_LINE_PATTERN 0xFFFF0000
#define S_028A0C_REPEAT_COUNT(x) (((x) & 0xFF) << 16)
#define G_028A0C_REPEAT_COUNT(x) (((x) >> 16) & 0xFF)
#define C_028A0C_REPEAT_COUNT 0xFF00FFFF
#define S_028A0C_PATTERN_BIT_ORDER(x) (((x) & 0x1) << 28)
#define G_028A0C_PATTERN_BIT_ORDER(x) (((x) >> 28) & 0x1)
#define C_028A0C_PATTERN_BIT_ORDER 0xEFFFFFFF
#define S_028A0C_AUTO_RESET_CNTL(x) (((x) & 0x03) << 29)
#define G_028A0C_AUTO_RESET_CNTL(x) (((x) >> 29) & 0x03)
#define C_028A0C_AUTO_RESET_CNTL 0x9FFFFFFF
#define R_028A10_VGT_OUTPUT_PATH_CNTL 0x028A10
#define S_028A10_PATH_SELECT(x) (((x) & 0x07) << 0)
#define G_028A10_PATH_SELECT(x) (((x) >> 0) & 0x07)
#define C_028A10_PATH_SELECT 0xFFFFFFF8
#define V_028A10_VGT_OUTPATH_VTX_REUSE 0x00
#define V_028A10_VGT_OUTPATH_TESS_EN 0x01
#define V_028A10_VGT_OUTPATH_PASSTHRU 0x02
#define V_028A10_VGT_OUTPATH_GS_BLOCK 0x03
#define V_028A10_VGT_OUTPATH_HS_BLOCK 0x04
#define R_028A14_VGT_HOS_CNTL 0x028A14
#define S_028A14_TESS_MODE(x) (((x) & 0x03) << 0)
#define G_028A14_TESS_MODE(x) (((x) >> 0) & 0x03)
#define C_028A14_TESS_MODE 0xFFFFFFFC
#define R_028A18_VGT_HOS_MAX_TESS_LEVEL 0x028A18
#define R_028A1C_VGT_HOS_MIN_TESS_LEVEL 0x028A1C
#define R_028A20_VGT_HOS_REUSE_DEPTH 0x028A20
#define S_028A20_REUSE_DEPTH(x) (((x) & 0xFF) << 0)
#define G_028A20_REUSE_DEPTH(x) (((x) >> 0) & 0xFF)
#define C_028A20_REUSE_DEPTH 0xFFFFFF00
#define R_028A24_VGT_GROUP_PRIM_TYPE 0x028A24
#define S_028A24_PRIM_TYPE(x) (((x) & 0x1F) << 0)
#define G_028A24_PRIM_TYPE(x) (((x) >> 0) & 0x1F)
#define C_028A24_PRIM_TYPE 0xFFFFFFE0
#define V_028A24_VGT_GRP_3D_POINT 0x00
#define V_028A24_VGT_GRP_3D_LINE 0x01
#define V_028A24_VGT_GRP_3D_TRI 0x02
#define V_028A24_VGT_GRP_3D_RECT 0x03
#define V_028A24_VGT_GRP_3D_QUAD 0x04
#define V_028A24_VGT_GRP_2D_COPY_RECT_V0 0x05
#define V_028A24_VGT_GRP_2D_COPY_RECT_V1 0x06
#define V_028A24_VGT_GRP_2D_COPY_RECT_V2 0x07
#define V_028A24_VGT_GRP_2D_COPY_RECT_V3 0x08
#define V_028A24_VGT_GRP_2D_FILL_RECT 0x09
#define V_028A24_VGT_GRP_2D_LINE 0x0A
#define V_028A24_VGT_GRP_2D_TRI 0x0B
#define V_028A24_VGT_GRP_PRIM_INDEX_LINE 0x0C
#define V_028A24_VGT_GRP_PRIM_INDEX_TRI 0x0D
#define V_028A24_VGT_GRP_PRIM_INDEX_QUAD 0x0E
#define V_028A24_VGT_GRP_3D_LINE_ADJ 0x0F
#define V_028A24_VGT_GRP_3D_TRI_ADJ 0x10
#define V_028A24_VGT_GRP_3D_PATCH 0x11
#define S_028A24_RETAIN_ORDER(x) (((x) & 0x1) << 14)
#define G_028A24_RETAIN_ORDER(x) (((x) >> 14) & 0x1)
#define C_028A24_RETAIN_ORDER 0xFFFFBFFF
#define S_028A24_RETAIN_QUADS(x) (((x) & 0x1) << 15)
#define G_028A24_RETAIN_QUADS(x) (((x) >> 15) & 0x1)
#define C_028A24_RETAIN_QUADS 0xFFFF7FFF
#define S_028A24_PRIM_ORDER(x) (((x) & 0x07) << 16)
#define G_028A24_PRIM_ORDER(x) (((x) >> 16) & 0x07)
#define C_028A24_PRIM_ORDER 0xFFF8FFFF
#define V_028A24_VGT_GRP_LIST 0x00
#define V_028A24_VGT_GRP_STRIP 0x01
#define V_028A24_VGT_GRP_FAN 0x02
#define V_028A24_VGT_GRP_LOOP 0x03
#define V_028A24_VGT_GRP_POLYGON 0x04
#define R_028A28_VGT_GROUP_FIRST_DECR 0x028A28
#define S_028A28_FIRST_DECR(x) (((x) & 0x0F) << 0)
#define G_028A28_FIRST_DECR(x) (((x) >> 0) & 0x0F)
#define C_028A28_FIRST_DECR 0xFFFFFFF0
#define R_028A2C_VGT_GROUP_DECR 0x028A2C
#define S_028A2C_DECR(x) (((x) & 0x0F) << 0)
#define G_028A2C_DECR(x) (((x) >> 0) & 0x0F)
#define C_028A2C_DECR 0xFFFFFFF0
#define R_028A30_VGT_GROUP_VECT_0_CNTL 0x028A30
#define S_028A30_COMP_X_EN(x) (((x) & 0x1) << 0)
#define G_028A30_COMP_X_EN(x) (((x) >> 0) & 0x1)
#define C_028A30_COMP_X_EN 0xFFFFFFFE
#define S_028A30_COMP_Y_EN(x) (((x) & 0x1) << 1)
#define G_028A30_COMP_Y_EN(x) (((x) >> 1) & 0x1)
#define C_028A30_COMP_Y_EN 0xFFFFFFFD
#define S_028A30_COMP_Z_EN(x) (((x) & 0x1) << 2)
#define G_028A30_COMP_Z_EN(x) (((x) >> 2) & 0x1)
#define C_028A30_COMP_Z_EN 0xFFFFFFFB
#define S_028A30_COMP_W_EN(x) (((x) & 0x1) << 3)
#define G_028A30_COMP_W_EN(x) (((x) >> 3) & 0x1)
#define C_028A30_COMP_W_EN 0xFFFFFFF7
#define S_028A30_STRIDE(x) (((x) & 0xFF) << 8)
#define G_028A30_STRIDE(x) (((x) >> 8) & 0xFF)
#define C_028A30_STRIDE 0xFFFF00FF
#define S_028A30_SHIFT(x) (((x) & 0xFF) << 16)
#define G_028A30_SHIFT(x) (((x) >> 16) & 0xFF)
#define C_028A30_SHIFT 0xFF00FFFF
#define R_028A34_VGT_GROUP_VECT_1_CNTL 0x028A34
#define S_028A34_COMP_X_EN(x) (((x) & 0x1) << 0)
#define G_028A34_COMP_X_EN(x) (((x) >> 0) & 0x1)
#define C_028A34_COMP_X_EN 0xFFFFFFFE
#define S_028A34_COMP_Y_EN(x) (((x) & 0x1) << 1)
#define G_028A34_COMP_Y_EN(x) (((x) >> 1) & 0x1)
#define C_028A34_COMP_Y_EN 0xFFFFFFFD
#define S_028A34_COMP_Z_EN(x) (((x) & 0x1) << 2)
#define G_028A34_COMP_Z_EN(x) (((x) >> 2) & 0x1)
#define C_028A34_COMP_Z_EN 0xFFFFFFFB
#define S_028A34_COMP_W_EN(x) (((x) & 0x1) << 3)
#define G_028A34_COMP_W_EN(x) (((x) >> 3) & 0x1)
#define C_028A34_COMP_W_EN 0xFFFFFFF7
#define S_028A34_STRIDE(x) (((x) & 0xFF) << 8)
#define G_028A34_STRIDE(x) (((x) >> 8) & 0xFF)
#define C_028A34_STRIDE 0xFFFF00FF
#define S_028A34_SHIFT(x) (((x) & 0xFF) << 16)
#define G_028A34_SHIFT(x) (((x) >> 16) & 0xFF)
#define C_028A34_SHIFT 0xFF00FFFF
#define R_028A38_VGT_GROUP_VECT_0_FMT_CNTL 0x028A38
#define S_028A38_X_CONV(x) (((x) & 0x0F) << 0)
#define G_028A38_X_CONV(x) (((x) >> 0) & 0x0F)
#define C_028A38_X_CONV 0xFFFFFFF0
#define V_028A38_VGT_GRP_INDEX_16 0x00
#define V_028A38_VGT_GRP_INDEX_32 0x01
#define V_028A38_VGT_GRP_UINT_16 0x02
#define V_028A38_VGT_GRP_UINT_32 0x03
#define V_028A38_VGT_GRP_SINT_16 0x04
#define V_028A38_VGT_GRP_SINT_32 0x05
#define V_028A38_VGT_GRP_FLOAT_32 0x06
#define V_028A38_VGT_GRP_AUTO_PRIM 0x07
#define V_028A38_VGT_GRP_FIX_1_23_TO_FLOAT 0x08
#define S_028A38_X_OFFSET(x) (((x) & 0x0F) << 4)
#define G_028A38_X_OFFSET(x) (((x) >> 4) & 0x0F)
#define C_028A38_X_OFFSET 0xFFFFFF0F
#define S_028A38_Y_CONV(x) (((x) & 0x0F) << 8)
#define G_028A38_Y_CONV(x) (((x) >> 8) & 0x0F)
#define C_028A38_Y_CONV 0xFFFFF0FF
#define V_028A38_VGT_GRP_INDEX_16 0x00
#define V_028A38_VGT_GRP_INDEX_32 0x01
#define V_028A38_VGT_GRP_UINT_16 0x02
#define V_028A38_VGT_GRP_UINT_32 0x03
#define V_028A38_VGT_GRP_SINT_16 0x04
#define V_028A38_VGT_GRP_SINT_32 0x05
#define V_028A38_VGT_GRP_FLOAT_32 0x06
#define V_028A38_VGT_GRP_AUTO_PRIM 0x07
#define V_028A38_VGT_GRP_FIX_1_23_TO_FLOAT 0x08
#define S_028A38_Y_OFFSET(x) (((x) & 0x0F) << 12)
#define G_028A38_Y_OFFSET(x) (((x) >> 12) & 0x0F)
#define C_028A38_Y_OFFSET 0xFFFF0FFF
#define S_028A38_Z_CONV(x) (((x) & 0x0F) << 16)
#define G_028A38_Z_CONV(x) (((x) >> 16) & 0x0F)
#define C_028A38_Z_CONV 0xFFF0FFFF
#define V_028A38_VGT_GRP_INDEX_16 0x00
#define V_028A38_VGT_GRP_INDEX_32 0x01
#define V_028A38_VGT_GRP_UINT_16 0x02
#define V_028A38_VGT_GRP_UINT_32 0x03
#define V_028A38_VGT_GRP_SINT_16 0x04
#define V_028A38_VGT_GRP_SINT_32 0x05
#define V_028A38_VGT_GRP_FLOAT_32 0x06
#define V_028A38_VGT_GRP_AUTO_PRIM 0x07
#define V_028A38_VGT_GRP_FIX_1_23_TO_FLOAT 0x08
#define S_028A38_Z_OFFSET(x) (((x) & 0x0F) << 20)
#define G_028A38_Z_OFFSET(x) (((x) >> 20) & 0x0F)
#define C_028A38_Z_OFFSET 0xFF0FFFFF
#define S_028A38_W_CONV(x) (((x) & 0x0F) << 24)
#define G_028A38_W_CONV(x) (((x) >> 24) & 0x0F)
#define C_028A38_W_CONV 0xF0FFFFFF
#define V_028A38_VGT_GRP_INDEX_16 0x00
#define V_028A38_VGT_GRP_INDEX_32 0x01
#define V_028A38_VGT_GRP_UINT_16 0x02
#define V_028A38_VGT_GRP_UINT_32 0x03
#define V_028A38_VGT_GRP_SINT_16 0x04
#define V_028A38_VGT_GRP_SINT_32 0x05
#define V_028A38_VGT_GRP_FLOAT_32 0x06
#define V_028A38_VGT_GRP_AUTO_PRIM 0x07
#define V_028A38_VGT_GRP_FIX_1_23_TO_FLOAT 0x08
#define S_028A38_W_OFFSET(x) (((x) & 0x0F) << 28)
#define G_028A38_W_OFFSET(x) (((x) >> 28) & 0x0F)
#define C_028A38_W_OFFSET 0x0FFFFFFF
#define R_028A3C_VGT_GROUP_VECT_1_FMT_CNTL 0x028A3C
#define S_028A3C_X_CONV(x) (((x) & 0x0F) << 0)
#define G_028A3C_X_CONV(x) (((x) >> 0) & 0x0F)
#define C_028A3C_X_CONV 0xFFFFFFF0
#define V_028A3C_VGT_GRP_INDEX_16 0x00
#define V_028A3C_VGT_GRP_INDEX_32 0x01
#define V_028A3C_VGT_GRP_UINT_16 0x02
#define V_028A3C_VGT_GRP_UINT_32 0x03
#define V_028A3C_VGT_GRP_SINT_16 0x04
#define V_028A3C_VGT_GRP_SINT_32 0x05
#define V_028A3C_VGT_GRP_FLOAT_32 0x06
#define V_028A3C_VGT_GRP_AUTO_PRIM 0x07
#define V_028A3C_VGT_GRP_FIX_1_23_TO_FLOAT 0x08
#define S_028A3C_X_OFFSET(x) (((x) & 0x0F) << 4)
#define G_028A3C_X_OFFSET(x) (((x) >> 4) & 0x0F)
#define C_028A3C_X_OFFSET 0xFFFFFF0F
#define S_028A3C_Y_CONV(x) (((x) & 0x0F) << 8)
#define G_028A3C_Y_CONV(x) (((x) >> 8) & 0x0F)
#define C_028A3C_Y_CONV 0xFFFFF0FF
#define V_028A3C_VGT_GRP_INDEX_16 0x00
#define V_028A3C_VGT_GRP_INDEX_32 0x01
#define V_028A3C_VGT_GRP_UINT_16 0x02
#define V_028A3C_VGT_GRP_UINT_32 0x03
#define V_028A3C_VGT_GRP_SINT_16 0x04
#define V_028A3C_VGT_GRP_SINT_32 0x05
#define V_028A3C_VGT_GRP_FLOAT_32 0x06
#define V_028A3C_VGT_GRP_AUTO_PRIM 0x07
#define V_028A3C_VGT_GRP_FIX_1_23_TO_FLOAT 0x08
#define S_028A3C_Y_OFFSET(x) (((x) & 0x0F) << 12)
#define G_028A3C_Y_OFFSET(x) (((x) >> 12) & 0x0F)
#define C_028A3C_Y_OFFSET 0xFFFF0FFF
#define S_028A3C_Z_CONV(x) (((x) & 0x0F) << 16)
#define G_028A3C_Z_CONV(x) (((x) >> 16) & 0x0F)
#define C_028A3C_Z_CONV 0xFFF0FFFF
#define V_028A3C_VGT_GRP_INDEX_16 0x00
#define V_028A3C_VGT_GRP_INDEX_32 0x01
#define V_028A3C_VGT_GRP_UINT_16 0x02
#define V_028A3C_VGT_GRP_UINT_32 0x03
#define V_028A3C_VGT_GRP_SINT_16 0x04
#define V_028A3C_VGT_GRP_SINT_32 0x05
#define V_028A3C_VGT_GRP_FLOAT_32 0x06
#define V_028A3C_VGT_GRP_AUTO_PRIM 0x07
#define V_028A3C_VGT_GRP_FIX_1_23_TO_FLOAT 0x08
#define S_028A3C_Z_OFFSET(x) (((x) & 0x0F) << 20)
#define G_028A3C_Z_OFFSET(x) (((x) >> 20) & 0x0F)
#define C_028A3C_Z_OFFSET 0xFF0FFFFF
#define S_028A3C_W_CONV(x) (((x) & 0x0F) << 24)
#define G_028A3C_W_CONV(x) (((x) >> 24) & 0x0F)
#define C_028A3C_W_CONV 0xF0FFFFFF
#define V_028A3C_VGT_GRP_INDEX_16 0x00
#define V_028A3C_VGT_GRP_INDEX_32 0x01
#define V_028A3C_VGT_GRP_UINT_16 0x02
#define V_028A3C_VGT_GRP_UINT_32 0x03
#define V_028A3C_VGT_GRP_SINT_16 0x04
#define V_028A3C_VGT_GRP_SINT_32 0x05
#define V_028A3C_VGT_GRP_FLOAT_32 0x06
#define V_028A3C_VGT_GRP_AUTO_PRIM 0x07
#define V_028A3C_VGT_GRP_FIX_1_23_TO_FLOAT 0x08
#define S_028A3C_W_OFFSET(x) (((x) & 0x0F) << 28)
#define G_028A3C_W_OFFSET(x) (((x) >> 28) & 0x0F)
#define C_028A3C_W_OFFSET 0x0FFFFFFF
#define R_028A40_VGT_GS_MODE 0x028A40
#define S_028A40_MODE(x) (((x) & 0x07) << 0)
#define G_028A40_MODE(x) (((x) >> 0) & 0x07)
#define C_028A40_MODE 0xFFFFFFF8
#define V_028A40_GS_OFF 0x00
#define V_028A40_GS_SCENARIO_A 0x01
#define V_028A40_GS_SCENARIO_B 0x02
#define V_028A40_GS_SCENARIO_G 0x03
#define V_028A40_GS_SCENARIO_C 0x04
#define V_028A40_SPRITE_EN 0x05
#define S_028A40_CUT_MODE(x) (((x) & 0x03) << 4)
#define G_028A40_CUT_MODE(x) (((x) >> 4) & 0x03)
#define C_028A40_CUT_MODE 0xFFFFFFCF
#define V_028A40_GS_CUT_1024 0x00
#define V_028A40_GS_CUT_512 0x01
#define V_028A40_GS_CUT_256 0x02
#define V_028A40_GS_CUT_128 0x03
#define S_028A40_GS_C_PACK_EN(x) (((x) & 0x1) << 11)
#define G_028A40_GS_C_PACK_EN(x) (((x) >> 11) & 0x1)
#define C_028A40_GS_C_PACK_EN 0xFFFFF7FF
#define S_028A40_ES_PASSTHRU(x) (((x) & 0x1) << 13)
#define G_028A40_ES_PASSTHRU(x) (((x) >> 13) & 0x1)
#define C_028A40_ES_PASSTHRU 0xFFFFDFFF
#define S_028A40_COMPUTE_MODE(x) (((x) & 0x1) << 14)
#define G_028A40_COMPUTE_MODE(x) (((x) >> 14) & 0x1)
#define C_028A40_COMPUTE_MODE 0xFFFFBFFF
#define S_028A40_FAST_COMPUTE_MODE(x) (((x) & 0x1) << 15)
#define G_028A40_FAST_COMPUTE_MODE(x) (((x) >> 15) & 0x1)
#define C_028A40_FAST_COMPUTE_MODE 0xFFFF7FFF
#define S_028A40_ELEMENT_INFO_EN(x) (((x) & 0x1) << 16)
#define G_028A40_ELEMENT_INFO_EN(x) (((x) >> 16) & 0x1)
#define C_028A40_ELEMENT_INFO_EN 0xFFFEFFFF
#define S_028A40_PARTIAL_THD_AT_EOI(x) (((x) & 0x1) << 17)
#define G_028A40_PARTIAL_THD_AT_EOI(x) (((x) >> 17) & 0x1)
#define C_028A40_PARTIAL_THD_AT_EOI 0xFFFDFFFF
#define S_028A40_SUPPRESS_CUTS(x) (((x) & 0x1) << 18)
#define G_028A40_SUPPRESS_CUTS(x) (((x) >> 18) & 0x1)
#define C_028A40_SUPPRESS_CUTS 0xFFFBFFFF
#define S_028A40_ES_WRITE_OPTIMIZE(x) (((x) & 0x1) << 19)
#define G_028A40_ES_WRITE_OPTIMIZE(x) (((x) >> 19) & 0x1)
#define C_028A40_ES_WRITE_OPTIMIZE 0xFFF7FFFF
#define S_028A40_GS_WRITE_OPTIMIZE(x) (((x) & 0x1) << 20)
#define G_028A40_GS_WRITE_OPTIMIZE(x) (((x) >> 20) & 0x1)
#define C_028A40_GS_WRITE_OPTIMIZE 0xFFEFFFFF
/* CIK */
#define S_028A40_ONCHIP(x) (((x) & 0x03) << 21)
#define G_028A40_ONCHIP(x) (((x) >> 21) & 0x03)
#define C_028A40_ONCHIP 0xFF9FFFFF
#define V_028A40_X_0_OFFCHIP_GS 0x00
#define V_028A40_X_3_ES_AND_GS_ARE_ONCHIP 0x03
#define R_028A44_VGT_GS_ONCHIP_CNTL 0x028A44
#define S_028A44_ES_VERTS_PER_SUBGRP(x) (((x) & 0x7FF) << 0)
#define G_028A44_ES_VERTS_PER_SUBGRP(x) (((x) >> 0) & 0x7FF)
#define C_028A44_ES_VERTS_PER_SUBGRP 0xFFFFF800
#define S_028A44_GS_PRIMS_PER_SUBGRP(x) (((x) & 0x7FF) << 11)
#define G_028A44_GS_PRIMS_PER_SUBGRP(x) (((x) >> 11) & 0x7FF)
#define C_028A44_GS_PRIMS_PER_SUBGRP 0xFFC007FF
/* */
#define R_028A48_PA_SC_MODE_CNTL_0 0x028A48
#define S_028A48_MSAA_ENABLE(x) (((x) & 0x1) << 0)
#define G_028A48_MSAA_ENABLE(x) (((x) >> 0) & 0x1)
#define C_028A48_MSAA_ENABLE 0xFFFFFFFE
#define S_028A48_VPORT_SCISSOR_ENABLE(x) (((x) & 0x1) << 1)
#define G_028A48_VPORT_SCISSOR_ENABLE(x) (((x) >> 1) & 0x1)
#define C_028A48_VPORT_SCISSOR_ENABLE 0xFFFFFFFD
#define S_028A48_LINE_STIPPLE_ENABLE(x) (((x) & 0x1) << 2)
#define G_028A48_LINE_STIPPLE_ENABLE(x) (((x) >> 2) & 0x1)
#define C_028A48_LINE_STIPPLE_ENABLE 0xFFFFFFFB
#define S_028A48_SEND_UNLIT_STILES_TO_PKR(x) (((x) & 0x1) << 3)
#define G_028A48_SEND_UNLIT_STILES_TO_PKR(x) (((x) >> 3) & 0x1)
#define C_028A48_SEND_UNLIT_STILES_TO_PKR 0xFFFFFFF7
#define R_028A4C_PA_SC_MODE_CNTL_1 0x028A4C
#define S_028A4C_WALK_SIZE(x) (((x) & 0x1) << 0)
#define G_028A4C_WALK_SIZE(x) (((x) >> 0) & 0x1)
#define C_028A4C_WALK_SIZE 0xFFFFFFFE
#define S_028A4C_WALK_ALIGNMENT(x) (((x) & 0x1) << 1)
#define G_028A4C_WALK_ALIGNMENT(x) (((x) >> 1) & 0x1)
#define C_028A4C_WALK_ALIGNMENT 0xFFFFFFFD
#define S_028A4C_WALK_ALIGN8_PRIM_FITS_ST(x) (((x) & 0x1) << 2)
#define G_028A4C_WALK_ALIGN8_PRIM_FITS_ST(x) (((x) >> 2) & 0x1)
#define C_028A4C_WALK_ALIGN8_PRIM_FITS_ST 0xFFFFFFFB
#define S_028A4C_WALK_FENCE_ENABLE(x) (((x) & 0x1) << 3)
#define G_028A4C_WALK_FENCE_ENABLE(x) (((x) >> 3) & 0x1)
#define C_028A4C_WALK_FENCE_ENABLE 0xFFFFFFF7
#define S_028A4C_WALK_FENCE_SIZE(x) (((x) & 0x07) << 4)
#define G_028A4C_WALK_FENCE_SIZE(x) (((x) >> 4) & 0x07)
#define C_028A4C_WALK_FENCE_SIZE 0xFFFFFF8F
#define S_028A4C_SUPERTILE_WALK_ORDER_ENABLE(x) (((x) & 0x1) << 7)
#define G_028A4C_SUPERTILE_WALK_ORDER_ENABLE(x) (((x) >> 7) & 0x1)
#define C_028A4C_SUPERTILE_WALK_ORDER_ENABLE 0xFFFFFF7F
#define S_028A4C_TILE_WALK_ORDER_ENABLE(x) (((x) & 0x1) << 8)
#define G_028A4C_TILE_WALK_ORDER_ENABLE(x) (((x) >> 8) & 0x1)
#define C_028A4C_TILE_WALK_ORDER_ENABLE 0xFFFFFEFF
#define S_028A4C_TILE_COVER_DISABLE(x) (((x) & 0x1) << 9)
#define G_028A4C_TILE_COVER_DISABLE(x) (((x) >> 9) & 0x1)
#define C_028A4C_TILE_COVER_DISABLE 0xFFFFFDFF
#define S_028A4C_TILE_COVER_NO_SCISSOR(x) (((x) & 0x1) << 10)
#define G_028A4C_TILE_COVER_NO_SCISSOR(x) (((x) >> 10) & 0x1)
#define C_028A4C_TILE_COVER_NO_SCISSOR 0xFFFFFBFF
#define S_028A4C_ZMM_LINE_EXTENT(x) (((x) & 0x1) << 11)
#define G_028A4C_ZMM_LINE_EXTENT(x) (((x) >> 11) & 0x1)
#define C_028A4C_ZMM_LINE_EXTENT 0xFFFFF7FF
#define S_028A4C_ZMM_LINE_OFFSET(x) (((x) & 0x1) << 12)
#define G_028A4C_ZMM_LINE_OFFSET(x) (((x) >> 12) & 0x1)
#define C_028A4C_ZMM_LINE_OFFSET 0xFFFFEFFF
#define S_028A4C_ZMM_RECT_EXTENT(x) (((x) & 0x1) << 13)
#define G_028A4C_ZMM_RECT_EXTENT(x) (((x) >> 13) & 0x1)
#define C_028A4C_ZMM_RECT_EXTENT 0xFFFFDFFF
#define S_028A4C_KILL_PIX_POST_HI_Z(x) (((x) & 0x1) << 14)
#define G_028A4C_KILL_PIX_POST_HI_Z(x) (((x) >> 14) & 0x1)
#define C_028A4C_KILL_PIX_POST_HI_Z 0xFFFFBFFF
#define S_028A4C_KILL_PIX_POST_DETAIL_MASK(x) (((x) & 0x1) << 15)
#define G_028A4C_KILL_PIX_POST_DETAIL_MASK(x) (((x) >> 15) & 0x1)
#define C_028A4C_KILL_PIX_POST_DETAIL_MASK 0xFFFF7FFF
#define S_028A4C_PS_ITER_SAMPLE(x) (((x) & 0x1) << 16)
#define G_028A4C_PS_ITER_SAMPLE(x) (((x) >> 16) & 0x1)
#define C_028A4C_PS_ITER_SAMPLE 0xFFFEFFFF
#define S_028A4C_MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE(x) (((x) & 0x1) << 17)
#define G_028A4C_MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE(x) (((x) >> 17) & 0x1)
#define C_028A4C_MULTI_SHADER_ENGINE_PRIM_DISCARD_ENABLE 0xFFFDFFFF
#define S_028A4C_MULTI_GPU_SUPERTILE_ENABLE(x) (((x) & 0x1) << 18)
#define G_028A4C_MULTI_GPU_SUPERTILE_ENABLE(x) (((x) >> 18) & 0x1)
#define C_028A4C_MULTI_GPU_SUPERTILE_ENABLE 0xFFFBFFFF
#define S_028A4C_GPU_ID_OVERRIDE_ENABLE(x) (((x) & 0x1) << 19)
#define G_028A4C_GPU_ID_OVERRIDE_ENABLE(x) (((x) >> 19) & 0x1)
#define C_028A4C_GPU_ID_OVERRIDE_ENABLE 0xFFF7FFFF
#define S_028A4C_GPU_ID_OVERRIDE(x) (((x) & 0x0F) << 20)
#define G_028A4C_GPU_ID_OVERRIDE(x) (((x) >> 20) & 0x0F)
#define C_028A4C_GPU_ID_OVERRIDE 0xFF0FFFFF
#define S_028A4C_MULTI_GPU_PRIM_DISCARD_ENABLE(x) (((x) & 0x1) << 24)
#define G_028A4C_MULTI_GPU_PRIM_DISCARD_ENABLE(x) (((x) >> 24) & 0x1)
#define C_028A4C_MULTI_GPU_PRIM_DISCARD_ENABLE 0xFEFFFFFF
#define S_028A4C_FORCE_EOV_CNTDWN_ENABLE(x) (((x) & 0x1) << 25)
#define G_028A4C_FORCE_EOV_CNTDWN_ENABLE(x) (((x) >> 25) & 0x1)
#define C_028A4C_FORCE_EOV_CNTDWN_ENABLE 0xFDFFFFFF
#define S_028A4C_FORCE_EOV_REZ_ENABLE(x) (((x) & 0x1) << 26)
#define G_028A4C_FORCE_EOV_REZ_ENABLE(x) (((x) >> 26) & 0x1)
#define C_028A4C_FORCE_EOV_REZ_ENABLE 0xFBFFFFFF
#define S_028A4C_OUT_OF_ORDER_PRIMITIVE_ENABLE(x) (((x) & 0x1) << 27)
#define G_028A4C_OUT_OF_ORDER_PRIMITIVE_ENABLE(x) (((x) >> 27) & 0x1)
#define C_028A4C_OUT_OF_ORDER_PRIMITIVE_ENABLE 0xF7FFFFFF
#define S_028A4C_OUT_OF_ORDER_WATER_MARK(x) (((x) & 0x07) << 28)
#define G_028A4C_OUT_OF_ORDER_WATER_MARK(x) (((x) >> 28) & 0x07)
#define C_028A4C_OUT_OF_ORDER_WATER_MARK 0x8FFFFFFF
#define R_028A50_VGT_ENHANCE 0x028A50
#define R_028A54_VGT_GS_PER_ES 0x028A54
#define S_028A54_GS_PER_ES(x) (((x) & 0x7FF) << 0)
#define G_028A54_GS_PER_ES(x) (((x) >> 0) & 0x7FF)
#define C_028A54_GS_PER_ES 0xFFFFF800
#define R_028A58_VGT_ES_PER_GS 0x028A58
#define S_028A58_ES_PER_GS(x) (((x) & 0x7FF) << 0)
#define G_028A58_ES_PER_GS(x) (((x) >> 0) & 0x7FF)
#define C_028A58_ES_PER_GS 0xFFFFF800
#define R_028A5C_VGT_GS_PER_VS 0x028A5C
#define S_028A5C_GS_PER_VS(x) (((x) & 0x0F) << 0)
#define G_028A5C_GS_PER_VS(x) (((x) >> 0) & 0x0F)
#define C_028A5C_GS_PER_VS 0xFFFFFFF0
#define R_028A60_VGT_GSVS_RING_OFFSET_1 0x028A60
#define S_028A60_OFFSET(x) (((x) & 0x7FFF) << 0)
#define G_028A60_OFFSET(x) (((x) >> 0) & 0x7FFF)
#define C_028A60_OFFSET 0xFFFF8000
#define R_028A64_VGT_GSVS_RING_OFFSET_2 0x028A64
#define S_028A64_OFFSET(x) (((x) & 0x7FFF) << 0)
#define G_028A64_OFFSET(x) (((x) >> 0) & 0x7FFF)
#define C_028A64_OFFSET 0xFFFF8000
#define R_028A68_VGT_GSVS_RING_OFFSET_3 0x028A68
#define S_028A68_OFFSET(x) (((x) & 0x7FFF) << 0)
#define G_028A68_OFFSET(x) (((x) >> 0) & 0x7FFF)
#define C_028A68_OFFSET 0xFFFF8000
#define R_028A6C_VGT_GS_OUT_PRIM_TYPE 0x028A6C
#define S_028A6C_OUTPRIM_TYPE(x) (((x) & 0x3F) << 0)
#define G_028A6C_OUTPRIM_TYPE(x) (((x) >> 0) & 0x3F)
#define C_028A6C_OUTPRIM_TYPE 0xFFFFFFC0
#define V_028A6C_OUTPRIM_TYPE_POINTLIST 0
#define V_028A6C_OUTPRIM_TYPE_LINESTRIP 1
#define V_028A6C_OUTPRIM_TYPE_TRISTRIP 2
#define S_028A6C_OUTPRIM_TYPE_1(x) (((x) & 0x3F) << 8)
#define G_028A6C_OUTPRIM_TYPE_1(x) (((x) >> 8) & 0x3F)
#define C_028A6C_OUTPRIM_TYPE_1 0xFFFFC0FF
#define S_028A6C_OUTPRIM_TYPE_2(x) (((x) & 0x3F) << 16)
#define G_028A6C_OUTPRIM_TYPE_2(x) (((x) >> 16) & 0x3F)
#define C_028A6C_OUTPRIM_TYPE_2 0xFFC0FFFF
#define S_028A6C_OUTPRIM_TYPE_3(x) (((x) & 0x3F) << 22)
#define G_028A6C_OUTPRIM_TYPE_3(x) (((x) >> 22) & 0x3F)
#define C_028A6C_OUTPRIM_TYPE_3 0xF03FFFFF
#define S_028A6C_UNIQUE_TYPE_PER_STREAM(x) (((x) & 0x1) << 31)
#define G_028A6C_UNIQUE_TYPE_PER_STREAM(x) (((x) >> 31) & 0x1)
#define C_028A6C_UNIQUE_TYPE_PER_STREAM 0x7FFFFFFF
#define R_028A70_IA_ENHANCE 0x028A70
#define R_028A74_VGT_DMA_SIZE 0x028A74
#define R_028A78_VGT_DMA_MAX_SIZE 0x028A78
#define R_028A7C_VGT_DMA_INDEX_TYPE 0x028A7C
#define S_028A7C_INDEX_TYPE(x) (((x) & 0x03) << 0)
#define G_028A7C_INDEX_TYPE(x) (((x) >> 0) & 0x03)
#define C_028A7C_INDEX_TYPE 0xFFFFFFFC
#define V_028A7C_VGT_INDEX_16 0x00
#define V_028A7C_VGT_INDEX_32 0x01
#define V_028A7C_VGT_INDEX_8 0x02 /* VI */
#define S_028A7C_SWAP_MODE(x) (((x) & 0x03) << 2)
#define G_028A7C_SWAP_MODE(x) (((x) >> 2) & 0x03)
#define C_028A7C_SWAP_MODE 0xFFFFFFF3
#define V_028A7C_VGT_DMA_SWAP_NONE 0x00
#define V_028A7C_VGT_DMA_SWAP_16_BIT 0x01
#define V_028A7C_VGT_DMA_SWAP_32_BIT 0x02
#define V_028A7C_VGT_DMA_SWAP_WORD 0x03
/* CIK */
#define S_028A7C_BUF_TYPE(x) (((x) & 0x03) << 4)
#define G_028A7C_BUF_TYPE(x) (((x) >> 4) & 0x03)
#define C_028A7C_BUF_TYPE 0xFFFFFFCF
#define V_028A7C_VGT_DMA_BUF_MEM 0x00
#define V_028A7C_VGT_DMA_BUF_RING 0x01
#define V_028A7C_VGT_DMA_BUF_SETUP 0x02
#define S_028A7C_RDREQ_POLICY(x) (((x) & 0x03) << 6)
#define G_028A7C_RDREQ_POLICY(x) (((x) >> 6) & 0x03)
#define C_028A7C_RDREQ_POLICY 0xFFFFFF3F
#define V_028A7C_VGT_POLICY_LRU 0x00
#define V_028A7C_VGT_POLICY_STREAM 0x01
#define S_028A7C_ATC(x) (((x) & 0x1) << 8)
#define G_028A7C_ATC(x) (((x) >> 8) & 0x1)
#define C_028A7C_ATC 0xFFFFFEFF
#define S_028A7C_NOT_EOP(x) (((x) & 0x1) << 9)
#define G_028A7C_NOT_EOP(x) (((x) >> 9) & 0x1)
#define C_028A7C_NOT_EOP 0xFFFFFDFF
#define S_028A7C_REQ_PATH(x) (((x) & 0x1) << 10)
#define G_028A7C_REQ_PATH(x) (((x) >> 10) & 0x1)
#define C_028A7C_REQ_PATH 0xFFFFFBFF
/* */
/* VI */
#define S_028A7C_MTYPE(x) (((x) & 0x03) << 11)
#define G_028A7C_MTYPE(x) (((x) >> 11) & 0x03)
#define C_028A7C_MTYPE 0xFFFFE7FF
/* */
#define R_028A80_WD_ENHANCE 0x028A80
#define R_028A84_VGT_PRIMITIVEID_EN 0x028A84
#define S_028A84_PRIMITIVEID_EN(x) (((x) & 0x1) << 0)
#define G_028A84_PRIMITIVEID_EN(x) (((x) >> 0) & 0x1)
#define C_028A84_PRIMITIVEID_EN 0xFFFFFFFE
#define S_028A84_DISABLE_RESET_ON_EOI(x) (((x) & 0x1) << 1) /* not on CIK */
#define G_028A84_DISABLE_RESET_ON_EOI(x) (((x) >> 1) & 0x1) /* not on CIK */
#define C_028A84_DISABLE_RESET_ON_EOI 0xFFFFFFFD /* not on CIK */
#define R_028A88_VGT_DMA_NUM_INSTANCES 0x028A88
#define R_028A8C_VGT_PRIMITIVEID_RESET 0x028A8C
#define R_028A90_VGT_EVENT_INITIATOR 0x028A90
#define S_028A90_EVENT_TYPE(x) (((x) & 0x3F) << 0)
#define G_028A90_EVENT_TYPE(x) (((x) >> 0) & 0x3F)
#define C_028A90_EVENT_TYPE 0xFFFFFFC0
#define V_028A90_SAMPLE_STREAMOUTSTATS1 0x01
#define V_028A90_SAMPLE_STREAMOUTSTATS2 0x02
#define V_028A90_SAMPLE_STREAMOUTSTATS3 0x03
#define V_028A90_CACHE_FLUSH_TS 0x04
#define V_028A90_CONTEXT_DONE 0x05
#define V_028A90_CACHE_FLUSH 0x06
#define V_028A90_CS_PARTIAL_FLUSH 0x07
#define V_028A90_VGT_STREAMOUT_SYNC 0x08
#define V_028A90_VGT_STREAMOUT_RESET 0x0A
#define V_028A90_END_OF_PIPE_INCR_DE 0x0B
#define V_028A90_END_OF_PIPE_IB_END 0x0C
#define V_028A90_RST_PIX_CNT 0x0D
#define V_028A90_VS_PARTIAL_FLUSH 0x0F
#define V_028A90_PS_PARTIAL_FLUSH 0x10
#define V_028A90_FLUSH_HS_OUTPUT 0x11
#define V_028A90_FLUSH_LS_OUTPUT 0x12
#define V_028A90_CACHE_FLUSH_AND_INV_TS_EVENT 0x14
#define V_028A90_ZPASS_DONE 0x15 /* not on CIK */
#define V_028A90_CACHE_FLUSH_AND_INV_EVENT 0x16
#define V_028A90_PERFCOUNTER_START 0x17
#define V_028A90_PERFCOUNTER_STOP 0x18
#define V_028A90_PIPELINESTAT_START 0x19
#define V_028A90_PIPELINESTAT_STOP 0x1A
#define V_028A90_PERFCOUNTER_SAMPLE 0x1B
#define V_028A90_FLUSH_ES_OUTPUT 0x1C
#define V_028A90_FLUSH_GS_OUTPUT 0x1D
#define V_028A90_SAMPLE_PIPELINESTAT 0x1E
#define V_028A90_SO_VGTSTREAMOUT_FLUSH 0x1F
#define V_028A90_SAMPLE_STREAMOUTSTATS 0x20
#define V_028A90_RESET_VTX_CNT 0x21
#define V_028A90_BLOCK_CONTEXT_DONE 0x22
#define V_028A90_CS_CONTEXT_DONE 0x23
#define V_028A90_VGT_FLUSH 0x24
#define V_028A90_SC_SEND_DB_VPZ 0x27
#define V_028A90_BOTTOM_OF_PIPE_TS 0x28
#define V_028A90_DB_CACHE_FLUSH_AND_INV 0x2A
#define V_028A90_FLUSH_AND_INV_DB_DATA_TS 0x2B
#define V_028A90_FLUSH_AND_INV_DB_META 0x2C
#define V_028A90_FLUSH_AND_INV_CB_DATA_TS 0x2D
#define V_028A90_FLUSH_AND_INV_CB_META 0x2E
#define V_028A90_CS_DONE 0x2F
#define V_028A90_PS_DONE 0x30
#define V_028A90_FLUSH_AND_INV_CB_PIXEL_DATA 0x31
#define V_028A90_THREAD_TRACE_START 0x33
#define V_028A90_THREAD_TRACE_STOP 0x34
#define V_028A90_THREAD_TRACE_MARKER 0x35
#define V_028A90_THREAD_TRACE_FLUSH 0x36
#define V_028A90_THREAD_TRACE_FINISH 0x37
/* CIK */
#define V_028A90_PIXEL_PIPE_STAT_CONTROL 0x38
#define V_028A90_PIXEL_PIPE_STAT_DUMP 0x39
#define V_028A90_PIXEL_PIPE_STAT_RESET 0x40
/* */
#define S_028A90_ADDRESS_HI(x) (((x) & 0x1FF) << 18)
#define G_028A90_ADDRESS_HI(x) (((x) >> 18) & 0x1FF)
#define C_028A90_ADDRESS_HI 0xF803FFFF
#define S_028A90_EXTENDED_EVENT(x) (((x) & 0x1) << 27)
#define G_028A90_EXTENDED_EVENT(x) (((x) >> 27) & 0x1)
#define C_028A90_EXTENDED_EVENT 0xF7FFFFFF
#define R_028A94_VGT_MULTI_PRIM_IB_RESET_EN 0x028A94
#define S_028A94_RESET_EN(x) (((x) & 0x1) << 0)
#define G_028A94_RESET_EN(x) (((x) >> 0) & 0x1)
#define C_028A94_RESET_EN 0xFFFFFFFE
#define R_028AA0_VGT_INSTANCE_STEP_RATE_0 0x028AA0
#define R_028AA4_VGT_INSTANCE_STEP_RATE_1 0x028AA4
#define R_028AA8_IA_MULTI_VGT_PARAM 0x028AA8
#define S_028AA8_PRIMGROUP_SIZE(x) (((x) & 0xFFFF) << 0)
#define G_028AA8_PRIMGROUP_SIZE(x) (((x) >> 0) & 0xFFFF)
#define C_028AA8_PRIMGROUP_SIZE 0xFFFF0000
#define S_028AA8_PARTIAL_VS_WAVE_ON(x) (((x) & 0x1) << 16)
#define G_028AA8_PARTIAL_VS_WAVE_ON(x) (((x) >> 16) & 0x1)
#define C_028AA8_PARTIAL_VS_WAVE_ON 0xFFFEFFFF
#define S_028AA8_SWITCH_ON_EOP(x) (((x) & 0x1) << 17)
#define G_028AA8_SWITCH_ON_EOP(x) (((x) >> 17) & 0x1)
#define C_028AA8_SWITCH_ON_EOP 0xFFFDFFFF
#define S_028AA8_PARTIAL_ES_WAVE_ON(x) (((x) & 0x1) << 18)
#define G_028AA8_PARTIAL_ES_WAVE_ON(x) (((x) >> 18) & 0x1)
#define C_028AA8_PARTIAL_ES_WAVE_ON 0xFFFBFFFF
#define S_028AA8_SWITCH_ON_EOI(x) (((x) & 0x1) << 19)
#define G_028AA8_SWITCH_ON_EOI(x) (((x) >> 19) & 0x1)
#define C_028AA8_SWITCH_ON_EOI 0xFFF7FFFF
/* CIK */
#define S_028AA8_WD_SWITCH_ON_EOP(x) (((x) & 0x1) << 20)
#define G_028AA8_WD_SWITCH_ON_EOP(x) (((x) >> 20) & 0x1)
#define C_028AA8_WD_SWITCH_ON_EOP 0xFFEFFFFF
/* VI */
#define S_028AA8_MAX_PRIMGRP_IN_WAVE(x) (((x) & 0x0F) << 28)
#define G_028AA8_MAX_PRIMGRP_IN_WAVE(x) (((x) >> 28) & 0x0F)
#define C_028AA8_MAX_PRIMGRP_IN_WAVE 0x0FFFFFFF
/* */
#define R_028AAC_VGT_ESGS_RING_ITEMSIZE 0x028AAC
#define S_028AAC_ITEMSIZE(x) (((x) & 0x7FFF) << 0)
#define G_028AAC_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)
#define C_028AAC_ITEMSIZE 0xFFFF8000
#define R_028AB0_VGT_GSVS_RING_ITEMSIZE 0x028AB0
#define S_028AB0_ITEMSIZE(x) (((x) & 0x7FFF) << 0)
#define G_028AB0_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)
#define C_028AB0_ITEMSIZE 0xFFFF8000
#define R_028AB4_VGT_REUSE_OFF 0x028AB4
#define S_028AB4_REUSE_OFF(x) (((x) & 0x1) << 0)
#define G_028AB4_REUSE_OFF(x) (((x) >> 0) & 0x1)
#define C_028AB4_REUSE_OFF 0xFFFFFFFE
#define R_028AB8_VGT_VTX_CNT_EN 0x028AB8
#define S_028AB8_VTX_CNT_EN(x) (((x) & 0x1) << 0)
#define G_028AB8_VTX_CNT_EN(x) (((x) >> 0) & 0x1)
#define C_028AB8_VTX_CNT_EN 0xFFFFFFFE
#define R_028ABC_DB_HTILE_SURFACE 0x028ABC
#define S_028ABC_LINEAR(x) (((x) & 0x1) << 0)
#define G_028ABC_LINEAR(x) (((x) >> 0) & 0x1)
#define C_028ABC_LINEAR 0xFFFFFFFE
#define S_028ABC_FULL_CACHE(x) (((x) & 0x1) << 1)
#define G_028ABC_FULL_CACHE(x) (((x) >> 1) & 0x1)
#define C_028ABC_FULL_CACHE 0xFFFFFFFD
#define S_028ABC_HTILE_USES_PRELOAD_WIN(x) (((x) & 0x1) << 2)
#define G_028ABC_HTILE_USES_PRELOAD_WIN(x) (((x) >> 2) & 0x1)
#define C_028ABC_HTILE_USES_PRELOAD_WIN 0xFFFFFFFB
#define S_028ABC_PRELOAD(x) (((x) & 0x1) << 3)
#define G_028ABC_PRELOAD(x) (((x) >> 3) & 0x1)
#define C_028ABC_PRELOAD 0xFFFFFFF7
#define S_028ABC_PREFETCH_WIDTH(x) (((x) & 0x3F) << 4)
#define G_028ABC_PREFETCH_WIDTH(x) (((x) >> 4) & 0x3F)
#define C_028ABC_PREFETCH_WIDTH 0xFFFFFC0F
#define S_028ABC_PREFETCH_HEIGHT(x) (((x) & 0x3F) << 10)
#define G_028ABC_PREFETCH_HEIGHT(x) (((x) >> 10) & 0x3F)
#define C_028ABC_PREFETCH_HEIGHT 0xFFFF03FF
#define S_028ABC_DST_OUTSIDE_ZERO_TO_ONE(x) (((x) & 0x1) << 16)
#define G_028ABC_DST_OUTSIDE_ZERO_TO_ONE(x) (((x) >> 16) & 0x1)
#define C_028ABC_DST_OUTSIDE_ZERO_TO_ONE 0xFFFEFFFF
/* VI */
#define S_028ABC_TC_COMPATIBLE(x) (((x) & 0x1) << 17)
#define G_028ABC_TC_COMPATIBLE(x) (((x) >> 17) & 0x1)
#define C_028ABC_TC_COMPATIBLE 0xFFFDFFFF
/* */
#define R_028AC0_DB_SRESULTS_COMPARE_STATE0 0x028AC0
#define S_028AC0_COMPAREFUNC0(x) (((x) & 0x07) << 0)
#define G_028AC0_COMPAREFUNC0(x) (((x) >> 0) & 0x07)
#define C_028AC0_COMPAREFUNC0 0xFFFFFFF8
#define V_028AC0_REF_NEVER 0x00
#define V_028AC0_REF_LESS 0x01
#define V_028AC0_REF_EQUAL 0x02
#define V_028AC0_REF_LEQUAL 0x03
#define V_028AC0_REF_GREATER 0x04
#define V_028AC0_REF_NOTEQUAL 0x05
#define V_028AC0_REF_GEQUAL 0x06
#define V_028AC0_REF_ALWAYS 0x07
#define S_028AC0_COMPAREVALUE0(x) (((x) & 0xFF) << 4)
#define G_028AC0_COMPAREVALUE0(x) (((x) >> 4) & 0xFF)
#define C_028AC0_COMPAREVALUE0 0xFFFFF00F
#define S_028AC0_COMPAREMASK0(x) (((x) & 0xFF) << 12)
#define G_028AC0_COMPAREMASK0(x) (((x) >> 12) & 0xFF)
#define C_028AC0_COMPAREMASK0 0xFFF00FFF
#define S_028AC0_ENABLE0(x) (((x) & 0x1) << 24)
#define G_028AC0_ENABLE0(x) (((x) >> 24) & 0x1)
#define C_028AC0_ENABLE0 0xFEFFFFFF
#define R_028AC4_DB_SRESULTS_COMPARE_STATE1 0x028AC4
#define S_028AC4_COMPAREFUNC1(x) (((x) & 0x07) << 0)
#define G_028AC4_COMPAREFUNC1(x) (((x) >> 0) & 0x07)
#define C_028AC4_COMPAREFUNC1 0xFFFFFFF8
#define V_028AC4_REF_NEVER 0x00
#define V_028AC4_REF_LESS 0x01
#define V_028AC4_REF_EQUAL 0x02
#define V_028AC4_REF_LEQUAL 0x03
#define V_028AC4_REF_GREATER 0x04
#define V_028AC4_REF_NOTEQUAL 0x05
#define V_028AC4_REF_GEQUAL 0x06
#define V_028AC4_REF_ALWAYS 0x07
#define S_028AC4_COMPAREVALUE1(x) (((x) & 0xFF) << 4)
#define G_028AC4_COMPAREVALUE1(x) (((x) >> 4) & 0xFF)
#define C_028AC4_COMPAREVALUE1 0xFFFFF00F
#define S_028AC4_COMPAREMASK1(x) (((x) & 0xFF) << 12)
#define G_028AC4_COMPAREMASK1(x) (((x) >> 12) & 0xFF)
#define C_028AC4_COMPAREMASK1 0xFFF00FFF
#define S_028AC4_ENABLE1(x) (((x) & 0x1) << 24)
#define G_028AC4_ENABLE1(x) (((x) >> 24) & 0x1)
#define C_028AC4_ENABLE1 0xFEFFFFFF
#define R_028AC8_DB_PRELOAD_CONTROL 0x028AC8
#define S_028AC8_START_X(x) (((x) & 0xFF) << 0)
#define G_028AC8_START_X(x) (((x) >> 0) & 0xFF)
#define C_028AC8_START_X 0xFFFFFF00
#define S_028AC8_START_Y(x) (((x) & 0xFF) << 8)
#define G_028AC8_START_Y(x) (((x) >> 8) & 0xFF)
#define C_028AC8_START_Y 0xFFFF00FF
#define S_028AC8_MAX_X(x) (((x) & 0xFF) << 16)
#define G_028AC8_MAX_X(x) (((x) >> 16) & 0xFF)
#define C_028AC8_MAX_X 0xFF00FFFF
#define S_028AC8_MAX_Y(x) (((x) & 0xFF) << 24)
#define G_028AC8_MAX_Y(x) (((x) >> 24) & 0xFF)
#define C_028AC8_MAX_Y 0x00FFFFFF
#define R_028AD0_VGT_STRMOUT_BUFFER_SIZE_0 0x028AD0
#define R_028AD4_VGT_STRMOUT_VTX_STRIDE_0 0x028AD4
#define S_028AD4_STRIDE(x) (((x) & 0x3FF) << 0)
#define G_028AD4_STRIDE(x) (((x) >> 0) & 0x3FF)
#define C_028AD4_STRIDE 0xFFFFFC00
#define R_028ADC_VGT_STRMOUT_BUFFER_OFFSET_0 0x028ADC
#define R_028AE0_VGT_STRMOUT_BUFFER_SIZE_1 0x028AE0
#define R_028AE4_VGT_STRMOUT_VTX_STRIDE_1 0x028AE4
#define S_028AE4_STRIDE(x) (((x) & 0x3FF) << 0)
#define G_028AE4_STRIDE(x) (((x) >> 0) & 0x3FF)
#define C_028AE4_STRIDE 0xFFFFFC00
#define R_028AEC_VGT_STRMOUT_BUFFER_OFFSET_1 0x028AEC
#define R_028AF0_VGT_STRMOUT_BUFFER_SIZE_2 0x028AF0
#define R_028AF4_VGT_STRMOUT_VTX_STRIDE_2 0x028AF4
#define S_028AF4_STRIDE(x) (((x) & 0x3FF) << 0)
#define G_028AF4_STRIDE(x) (((x) >> 0) & 0x3FF)
#define C_028AF4_STRIDE 0xFFFFFC00
#define R_028AFC_VGT_STRMOUT_BUFFER_OFFSET_2 0x028AFC
#define R_028B00_VGT_STRMOUT_BUFFER_SIZE_3 0x028B00
#define R_028B04_VGT_STRMOUT_VTX_STRIDE_3 0x028B04
#define S_028B04_STRIDE(x) (((x) & 0x3FF) << 0)
#define G_028B04_STRIDE(x) (((x) >> 0) & 0x3FF)
#define C_028B04_STRIDE 0xFFFFFC00
#define R_028B0C_VGT_STRMOUT_BUFFER_OFFSET_3 0x028B0C
#define R_028B28_VGT_STRMOUT_DRAW_OPAQUE_OFFSET 0x028B28
#define R_028B2C_VGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE 0x028B2C
#define R_028B30_VGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE 0x028B30
#define S_028B30_VERTEX_STRIDE(x) (((x) & 0x1FF) << 0)
#define G_028B30_VERTEX_STRIDE(x) (((x) >> 0) & 0x1FF)
#define C_028B30_VERTEX_STRIDE 0xFFFFFE00
#define R_028B38_VGT_GS_MAX_VERT_OUT 0x028B38
#define S_028B38_MAX_VERT_OUT(x) (((x) & 0x7FF) << 0)
#define G_028B38_MAX_VERT_OUT(x) (((x) >> 0) & 0x7FF)
#define C_028B38_MAX_VERT_OUT 0xFFFFF800
/* VI */
#define R_028B50_VGT_TESS_DISTRIBUTION 0x028B50
#define S_028B50_ACCUM_ISOLINE(x) (((x) & 0xFF) << 0)
#define G_028B50_ACCUM_ISOLINE(x) (((x) >> 0) & 0xFF)
#define C_028B50_ACCUM_ISOLINE 0xFFFFFF00
#define S_028B50_ACCUM_TRI(x) (((x) & 0xFF) << 8)
#define G_028B50_ACCUM_TRI(x) (((x) >> 8) & 0xFF)
#define C_028B50_ACCUM_TRI 0xFFFF00FF
#define S_028B50_ACCUM_QUAD(x) (((x) & 0xFF) << 16)
#define G_028B50_ACCUM_QUAD(x) (((x) >> 16) & 0xFF)
#define C_028B50_ACCUM_QUAD 0xFF00FFFF
#define S_028B50_DONUT_SPLIT(x) (((x) & 0xFF) << 24)
#define G_028B50_DONUT_SPLIT(x) (((x) >> 24) & 0xFF)
#define C_028B50_DONUT_SPLIT 0x00FFFFFF
/* */
#define R_028B54_VGT_SHADER_STAGES_EN 0x028B54
#define S_028B54_LS_EN(x) (((x) & 0x03) << 0)
#define G_028B54_LS_EN(x) (((x) >> 0) & 0x03)
#define C_028B54_LS_EN 0xFFFFFFFC
#define V_028B54_LS_STAGE_OFF 0x00
#define V_028B54_LS_STAGE_ON 0x01
#define V_028B54_CS_STAGE_ON 0x02
#define S_028B54_HS_EN(x) (((x) & 0x1) << 2)
#define G_028B54_HS_EN(x) (((x) >> 2) & 0x1)
#define C_028B54_HS_EN 0xFFFFFFFB
#define S_028B54_ES_EN(x) (((x) & 0x03) << 3)
#define G_028B54_ES_EN(x) (((x) >> 3) & 0x03)
#define C_028B54_ES_EN 0xFFFFFFE7
#define V_028B54_ES_STAGE_OFF 0x00
#define V_028B54_ES_STAGE_DS 0x01
#define V_028B54_ES_STAGE_REAL 0x02
#define S_028B54_GS_EN(x) (((x) & 0x1) << 5)
#define G_028B54_GS_EN(x) (((x) >> 5) & 0x1)
#define C_028B54_GS_EN 0xFFFFFFDF
#define S_028B54_VS_EN(x) (((x) & 0x03) << 6)
#define G_028B54_VS_EN(x) (((x) >> 6) & 0x03)
#define C_028B54_VS_EN 0xFFFFFF3F
#define V_028B54_VS_STAGE_REAL 0x00
#define V_028B54_VS_STAGE_DS 0x01
#define V_028B54_VS_STAGE_COPY_SHADER 0x02
#define S_028B54_DYNAMIC_HS(x) (((x) & 0x1) << 8)
#define G_028B54_DYNAMIC_HS(x) (((x) >> 8) & 0x1)
#define C_028B54_DYNAMIC_HS 0xFFFFFEFF
/* VI */
#define S_028B54_DISPATCH_DRAW_EN(x) (((x) & 0x1) << 9)
#define G_028B54_DISPATCH_DRAW_EN(x) (((x) >> 9) & 0x1)
#define C_028B54_DISPATCH_DRAW_EN 0xFFFFFDFF
#define S_028B54_DIS_DEALLOC_ACCUM_0(x) (((x) & 0x1) << 10)
#define G_028B54_DIS_DEALLOC_ACCUM_0(x) (((x) >> 10) & 0x1)
#define C_028B54_DIS_DEALLOC_ACCUM_0 0xFFFFFBFF
#define S_028B54_DIS_DEALLOC_ACCUM_1(x) (((x) & 0x1) << 11)
#define G_028B54_DIS_DEALLOC_ACCUM_1(x) (((x) >> 11) & 0x1)
#define C_028B54_DIS_DEALLOC_ACCUM_1 0xFFFFF7FF
#define S_028B54_VS_WAVE_ID_EN(x) (((x) & 0x1) << 12)
#define G_028B54_VS_WAVE_ID_EN(x) (((x) >> 12) & 0x1)
#define C_028B54_VS_WAVE_ID_EN 0xFFFFEFFF
/* */
#define R_028B58_VGT_LS_HS_CONFIG 0x028B58
#define S_028B58_NUM_PATCHES(x) (((x) & 0xFF) << 0)
#define G_028B58_NUM_PATCHES(x) (((x) >> 0) & 0xFF)
#define C_028B58_NUM_PATCHES 0xFFFFFF00
#define S_028B58_HS_NUM_INPUT_CP(x) (((x) & 0x3F) << 8)
#define G_028B58_HS_NUM_INPUT_CP(x) (((x) >> 8) & 0x3F)
#define C_028B58_HS_NUM_INPUT_CP 0xFFFFC0FF
#define S_028B58_HS_NUM_OUTPUT_CP(x) (((x) & 0x3F) << 14)
#define G_028B58_HS_NUM_OUTPUT_CP(x) (((x) >> 14) & 0x3F)
#define C_028B58_HS_NUM_OUTPUT_CP 0xFFF03FFF
#define R_028B5C_VGT_GS_VERT_ITEMSIZE 0x028B5C
#define S_028B5C_ITEMSIZE(x) (((x) & 0x7FFF) << 0)
#define G_028B5C_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)
#define C_028B5C_ITEMSIZE 0xFFFF8000
#define R_028B60_VGT_GS_VERT_ITEMSIZE_1 0x028B60
#define S_028B60_ITEMSIZE(x) (((x) & 0x7FFF) << 0)
#define G_028B60_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)
#define C_028B60_ITEMSIZE 0xFFFF8000
#define R_028B64_VGT_GS_VERT_ITEMSIZE_2 0x028B64
#define S_028B64_ITEMSIZE(x) (((x) & 0x7FFF) << 0)
#define G_028B64_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)
#define C_028B64_ITEMSIZE 0xFFFF8000
#define R_028B68_VGT_GS_VERT_ITEMSIZE_3 0x028B68
#define S_028B68_ITEMSIZE(x) (((x) & 0x7FFF) << 0)
#define G_028B68_ITEMSIZE(x) (((x) >> 0) & 0x7FFF)
#define C_028B68_ITEMSIZE 0xFFFF8000
#define R_028B6C_VGT_TF_PARAM 0x028B6C
#define S_028B6C_TYPE(x) (((x) & 0x03) << 0)
#define G_028B6C_TYPE(x) (((x) >> 0) & 0x03)
#define C_028B6C_TYPE 0xFFFFFFFC
#define V_028B6C_TESS_ISOLINE 0x00
#define V_028B6C_TESS_TRIANGLE 0x01
#define V_028B6C_TESS_QUAD 0x02
#define S_028B6C_PARTITIONING(x) (((x) & 0x07) << 2)
#define G_028B6C_PARTITIONING(x) (((x) >> 2) & 0x07)
#define C_028B6C_PARTITIONING 0xFFFFFFE3
#define V_028B6C_PART_INTEGER 0x00
#define V_028B6C_PART_POW2 0x01
#define V_028B6C_PART_FRAC_ODD 0x02
#define V_028B6C_PART_FRAC_EVEN 0x03
#define S_028B6C_TOPOLOGY(x) (((x) & 0x07) << 5)
#define G_028B6C_TOPOLOGY(x) (((x) >> 5) & 0x07)
#define C_028B6C_TOPOLOGY 0xFFFFFF1F
#define V_028B6C_OUTPUT_POINT 0x00
#define V_028B6C_OUTPUT_LINE 0x01
#define V_028B6C_OUTPUT_TRIANGLE_CW 0x02
#define V_028B6C_OUTPUT_TRIANGLE_CCW 0x03
#define S_028B6C_RESERVED_REDUC_AXIS(x) (((x) & 0x1) << 8) /* not on CIK */
#define G_028B6C_RESERVED_REDUC_AXIS(x) (((x) >> 8) & 0x1) /* not on CIK */
#define C_028B6C_RESERVED_REDUC_AXIS 0xFFFFFEFF /* not on CIK */
#define S_028B6C_DEPRECATED(x) (((x) & 0x1) << 9)
#define G_028B6C_DEPRECATED(x) (((x) >> 9) & 0x1)
#define C_028B6C_DEPRECATED 0xFFFFFDFF
#define S_028B6C_NUM_DS_WAVES_PER_SIMD(x) (((x) & 0x0F) << 10)
#define G_028B6C_NUM_DS_WAVES_PER_SIMD(x) (((x) >> 10) & 0x0F)
#define C_028B6C_NUM_DS_WAVES_PER_SIMD 0xFFFFC3FF
#define S_028B6C_DISABLE_DONUTS(x) (((x) & 0x1) << 14)
#define G_028B6C_DISABLE_DONUTS(x) (((x) >> 14) & 0x1)
#define C_028B6C_DISABLE_DONUTS 0xFFFFBFFF
/* CIK */
#define S_028B6C_RDREQ_POLICY(x) (((x) & 0x03) << 15)
#define G_028B6C_RDREQ_POLICY(x) (((x) >> 15) & 0x03)
#define C_028B6C_RDREQ_POLICY 0xFFFE7FFF
#define V_028B6C_VGT_POLICY_LRU 0x00
#define V_028B6C_VGT_POLICY_STREAM 0x01
#define V_028B6C_VGT_POLICY_BYPASS 0x02
/* */
/* VI */
#define S_028B6C_DISTRIBUTION_MODE(x) (((x) & 0x03) << 17)
#define G_028B6C_DISTRIBUTION_MODE(x) (((x) >> 17) & 0x03)
#define C_028B6C_DISTRIBUTION_MODE 0xFFF9FFFF
#define S_028B6C_MTYPE(x) (((x) & 0x03) << 19)
#define G_028B6C_MTYPE(x) (((x) >> 19) & 0x03)
#define C_028B6C_MTYPE 0xFFE7FFFF
/* */
#define R_028B70_DB_ALPHA_TO_MASK 0x028B70
#define S_028B70_ALPHA_TO_MASK_ENABLE(x) (((x) & 0x1) << 0)
#define G_028B70_ALPHA_TO_MASK_ENABLE(x) (((x) >> 0) & 0x1)
#define C_028B70_ALPHA_TO_MASK_ENABLE 0xFFFFFFFE
#define S_028B70_ALPHA_TO_MASK_OFFSET0(x) (((x) & 0x03) << 8)
#define G_028B70_ALPHA_TO_MASK_OFFSET0(x) (((x) >> 8) & 0x03)
#define C_028B70_ALPHA_TO_MASK_OFFSET0 0xFFFFFCFF
#define S_028B70_ALPHA_TO_MASK_OFFSET1(x) (((x) & 0x03) << 10)
#define G_028B70_ALPHA_TO_MASK_OFFSET1(x) (((x) >> 10) & 0x03)
#define C_028B70_ALPHA_TO_MASK_OFFSET1 0xFFFFF3FF
#define S_028B70_ALPHA_TO_MASK_OFFSET2(x) (((x) & 0x03) << 12)
#define G_028B70_ALPHA_TO_MASK_OFFSET2(x) (((x) >> 12) & 0x03)
#define C_028B70_ALPHA_TO_MASK_OFFSET2 0xFFFFCFFF
#define S_028B70_ALPHA_TO_MASK_OFFSET3(x) (((x) & 0x03) << 14)
#define G_028B70_ALPHA_TO_MASK_OFFSET3(x) (((x) >> 14) & 0x03)
#define C_028B70_ALPHA_TO_MASK_OFFSET3 0xFFFF3FFF
#define S_028B70_OFFSET_ROUND(x) (((x) & 0x1) << 16)
#define G_028B70_OFFSET_ROUND(x) (((x) >> 16) & 0x1)
#define C_028B70_OFFSET_ROUND 0xFFFEFFFF
/* CIK */
#define R_028B74_VGT_DISPATCH_DRAW_INDEX 0x028B74
/* */
#define R_028B78_PA_SU_POLY_OFFSET_DB_FMT_CNTL 0x028B78
#define S_028B78_POLY_OFFSET_NEG_NUM_DB_BITS(x) (((x) & 0xFF) << 0)
#define G_028B78_POLY_OFFSET_NEG_NUM_DB_BITS(x) (((x) >> 0) & 0xFF)
#define C_028B78_POLY_OFFSET_NEG_NUM_DB_BITS 0xFFFFFF00
#define S_028B78_POLY_OFFSET_DB_IS_FLOAT_FMT(x) (((x) & 0x1) << 8)
#define G_028B78_POLY_OFFSET_DB_IS_FLOAT_FMT(x) (((x) >> 8) & 0x1)
#define C_028B78_POLY_OFFSET_DB_IS_FLOAT_FMT 0xFFFFFEFF
#define R_028B7C_PA_SU_POLY_OFFSET_CLAMP 0x028B7C
#define R_028B80_PA_SU_POLY_OFFSET_FRONT_SCALE 0x028B80
#define R_028B84_PA_SU_POLY_OFFSET_FRONT_OFFSET 0x028B84
#define R_028B88_PA_SU_POLY_OFFSET_BACK_SCALE 0x028B88
#define R_028B8C_PA_SU_POLY_OFFSET_BACK_OFFSET 0x028B8C
#define R_028B90_VGT_GS_INSTANCE_CNT 0x028B90
#define S_028B90_ENABLE(x) (((x) & 0x1) << 0)
#define G_028B90_ENABLE(x) (((x) >> 0) & 0x1)
#define C_028B90_ENABLE 0xFFFFFFFE
#define S_028B90_CNT(x) (((x) & 0x7F) << 2)
#define G_028B90_CNT(x) (((x) >> 2) & 0x7F)
#define C_028B90_CNT 0xFFFFFE03
#define R_028B94_VGT_STRMOUT_CONFIG 0x028B94
#define S_028B94_STREAMOUT_0_EN(x) (((x) & 0x1) << 0)
#define G_028B94_STREAMOUT_0_EN(x) (((x) >> 0) & 0x1)
#define C_028B94_STREAMOUT_0_EN 0xFFFFFFFE
#define S_028B94_STREAMOUT_1_EN(x) (((x) & 0x1) << 1)
#define G_028B94_STREAMOUT_1_EN(x) (((x) >> 1) & 0x1)
#define C_028B94_STREAMOUT_1_EN 0xFFFFFFFD
#define S_028B94_STREAMOUT_2_EN(x) (((x) & 0x1) << 2)
#define G_028B94_STREAMOUT_2_EN(x) (((x) >> 2) & 0x1)
#define C_028B94_STREAMOUT_2_EN 0xFFFFFFFB
#define S_028B94_STREAMOUT_3_EN(x) (((x) & 0x1) << 3)
#define G_028B94_STREAMOUT_3_EN(x) (((x) >> 3) & 0x1)
#define C_028B94_STREAMOUT_3_EN 0xFFFFFFF7
#define S_028B94_RAST_STREAM(x) (((x) & 0x07) << 4)
#define G_028B94_RAST_STREAM(x) (((x) >> 4) & 0x07)
#define C_028B94_RAST_STREAM 0xFFFFFF8F
#define S_028B94_RAST_STREAM_MASK(x) (((x) & 0x0F) << 8)
#define G_028B94_RAST_STREAM_MASK(x) (((x) >> 8) & 0x0F)
#define C_028B94_RAST_STREAM_MASK 0xFFFFF0FF
#define S_028B94_USE_RAST_STREAM_MASK(x) (((x) & 0x1) << 31)
#define G_028B94_USE_RAST_STREAM_MASK(x) (((x) >> 31) & 0x1)
#define C_028B94_USE_RAST_STREAM_MASK 0x7FFFFFFF
#define R_028B98_VGT_STRMOUT_BUFFER_CONFIG 0x028B98
#define S_028B98_STREAM_0_BUFFER_EN(x) (((x) & 0x0F) << 0)
#define G_028B98_STREAM_0_BUFFER_EN(x) (((x) >> 0) & 0x0F)
#define C_028B98_STREAM_0_BUFFER_EN 0xFFFFFFF0
#define S_028B98_STREAM_1_BUFFER_EN(x) (((x) & 0x0F) << 4)
#define G_028B98_STREAM_1_BUFFER_EN(x) (((x) >> 4) & 0x0F)
#define C_028B98_STREAM_1_BUFFER_EN 0xFFFFFF0F
#define S_028B98_STREAM_2_BUFFER_EN(x) (((x) & 0x0F) << 8)
#define G_028B98_STREAM_2_BUFFER_EN(x) (((x) >> 8) & 0x0F)
#define C_028B98_STREAM_2_BUFFER_EN 0xFFFFF0FF
#define S_028B98_STREAM_3_BUFFER_EN(x) (((x) & 0x0F) << 12)
#define G_028B98_STREAM_3_BUFFER_EN(x) (((x) >> 12) & 0x0F)
#define C_028B98_STREAM_3_BUFFER_EN 0xFFFF0FFF
#define R_028BD4_PA_SC_CENTROID_PRIORITY_0 0x028BD4
#define S_028BD4_DISTANCE_0(x) (((x) & 0x0F) << 0)
#define G_028BD4_DISTANCE_0(x) (((x) >> 0) & 0x0F)
#define C_028BD4_DISTANCE_0 0xFFFFFFF0
#define S_028BD4_DISTANCE_1(x) (((x) & 0x0F) << 4)
#define G_028BD4_DISTANCE_1(x) (((x) >> 4) & 0x0F)
#define C_028BD4_DISTANCE_1 0xFFFFFF0F
#define S_028BD4_DISTANCE_2(x) (((x) & 0x0F) << 8)
#define G_028BD4_DISTANCE_2(x) (((x) >> 8) & 0x0F)
#define C_028BD4_DISTANCE_2 0xFFFFF0FF
#define S_028BD4_DISTANCE_3(x) (((x) & 0x0F) << 12)
#define G_028BD4_DISTANCE_3(x) (((x) >> 12) & 0x0F)
#define C_028BD4_DISTANCE_3 0xFFFF0FFF
#define S_028BD4_DISTANCE_4(x) (((x) & 0x0F) << 16)
#define G_028BD4_DISTANCE_4(x) (((x) >> 16) & 0x0F)
#define C_028BD4_DISTANCE_4 0xFFF0FFFF
#define S_028BD4_DISTANCE_5(x) (((x) & 0x0F) << 20)
#define G_028BD4_DISTANCE_5(x) (((x) >> 20) & 0x0F)
#define C_028BD4_DISTANCE_5 0xFF0FFFFF
#define S_028BD4_DISTANCE_6(x) (((x) & 0x0F) << 24)
#define G_028BD4_DISTANCE_6(x) (((x) >> 24) & 0x0F)
#define C_028BD4_DISTANCE_6 0xF0FFFFFF
#define S_028BD4_DISTANCE_7(x) (((x) & 0x0F) << 28)
#define G_028BD4_DISTANCE_7(x) (((x) >> 28) & 0x0F)
#define C_028BD4_DISTANCE_7 0x0FFFFFFF
#define R_028BD8_PA_SC_CENTROID_PRIORITY_1 0x028BD8
#define S_028BD8_DISTANCE_8(x) (((x) & 0x0F) << 0)
#define G_028BD8_DISTANCE_8(x) (((x) >> 0) & 0x0F)
#define C_028BD8_DISTANCE_8 0xFFFFFFF0
#define S_028BD8_DISTANCE_9(x) (((x) & 0x0F) << 4)
#define G_028BD8_DISTANCE_9(x) (((x) >> 4) & 0x0F)
#define C_028BD8_DISTANCE_9 0xFFFFFF0F
#define S_028BD8_DISTANCE_10(x) (((x) & 0x0F) << 8)
#define G_028BD8_DISTANCE_10(x) (((x) >> 8) & 0x0F)
#define C_028BD8_DISTANCE_10 0xFFFFF0FF
#define S_028BD8_DISTANCE_11(x) (((x) & 0x0F) << 12)
#define G_028BD8_DISTANCE_11(x) (((x) >> 12) & 0x0F)
#define C_028BD8_DISTANCE_11 0xFFFF0FFF
#define S_028BD8_DISTANCE_12(x) (((x) & 0x0F) << 16)
#define G_028BD8_DISTANCE_12(x) (((x) >> 16) & 0x0F)
#define C_028BD8_DISTANCE_12 0xFFF0FFFF
#define S_028BD8_DISTANCE_13(x) (((x) & 0x0F) << 20)
#define G_028BD8_DISTANCE_13(x) (((x) >> 20) & 0x0F)
#define C_028BD8_DISTANCE_13 0xFF0FFFFF
#define S_028BD8_DISTANCE_14(x) (((x) & 0x0F) << 24)
#define G_028BD8_DISTANCE_14(x) (((x) >> 24) & 0x0F)
#define C_028BD8_DISTANCE_14 0xF0FFFFFF
#define S_028BD8_DISTANCE_15(x) (((x) & 0x0F) << 28)
#define G_028BD8_DISTANCE_15(x) (((x) >> 28) & 0x0F)
#define C_028BD8_DISTANCE_15 0x0FFFFFFF
#define R_028BDC_PA_SC_LINE_CNTL 0x028BDC
#define S_028BDC_EXPAND_LINE_WIDTH(x) (((x) & 0x1) << 9)
#define G_028BDC_EXPAND_LINE_WIDTH(x) (((x) >> 9) & 0x1)
#define C_028BDC_EXPAND_LINE_WIDTH 0xFFFFFDFF
#define S_028BDC_LAST_PIXEL(x) (((x) & 0x1) << 10)
#define G_028BDC_LAST_PIXEL(x) (((x) >> 10) & 0x1)
#define C_028BDC_LAST_PIXEL 0xFFFFFBFF
#define S_028BDC_PERPENDICULAR_ENDCAP_ENA(x) (((x) & 0x1) << 11)
#define G_028BDC_PERPENDICULAR_ENDCAP_ENA(x) (((x) >> 11) & 0x1)
#define C_028BDC_PERPENDICULAR_ENDCAP_ENA 0xFFFFF7FF
#define S_028BDC_DX10_DIAMOND_TEST_ENA(x) (((x) & 0x1) << 12)
#define G_028BDC_DX10_DIAMOND_TEST_ENA(x) (((x) >> 12) & 0x1)
#define C_028BDC_DX10_DIAMOND_TEST_ENA 0xFFFFEFFF
#define R_028BE0_PA_SC_AA_CONFIG 0x028BE0
#define S_028BE0_MSAA_NUM_SAMPLES(x) (((x) & 0x7) << 0)
#define G_028BE0_MSAA_NUM_SAMPLES(x) (((x) >> 0) & 0x07)
#define C_028BE0_MSAA_NUM_SAMPLES 0xFFFFFFF8
#define S_028BE0_AA_MASK_CENTROID_DTMN(x) (((x) & 0x1) << 4)
#define G_028BE0_AA_MASK_CENTROID_DTMN(x) (((x) >> 4) & 0x1)
#define C_028BE0_AA_MASK_CENTROID_DTMN 0xFFFFFFEF
#define S_028BE0_MAX_SAMPLE_DIST(x) (((x) & 0xf) << 13)
#define G_028BE0_MAX_SAMPLE_DIST(x) (((x) >> 13) & 0x0F)
#define C_028BE0_MAX_SAMPLE_DIST 0xFFFE1FFF
#define S_028BE0_MSAA_EXPOSED_SAMPLES(x) (((x) & 0x7) << 20)
#define G_028BE0_MSAA_EXPOSED_SAMPLES(x) (((x) >> 20) & 0x07)
#define C_028BE0_MSAA_EXPOSED_SAMPLES 0xFF8FFFFF
#define S_028BE0_DETAIL_TO_EXPOSED_MODE(x) (((x) & 0x3) << 24)
#define G_028BE0_DETAIL_TO_EXPOSED_MODE(x) (((x) >> 24) & 0x03)
#define C_028BE0_DETAIL_TO_EXPOSED_MODE 0xFCFFFFFF
#define R_028BE4_PA_SU_VTX_CNTL 0x028BE4
#define S_028BE4_PIX_CENTER(x) (((x) & 0x1) << 0)
#define G_028BE4_PIX_CENTER(x) (((x) >> 0) & 0x1)
#define C_028BE4_PIX_CENTER 0xFFFFFFFE
#define S_028BE4_ROUND_MODE(x) (((x) & 0x03) << 1)
#define G_028BE4_ROUND_MODE(x) (((x) >> 1) & 0x03)
#define C_028BE4_ROUND_MODE 0xFFFFFFF9
#define V_028BE4_X_TRUNCATE 0x00
#define V_028BE4_X_ROUND 0x01
#define V_028BE4_X_ROUND_TO_EVEN 0x02
#define V_028BE4_X_ROUND_TO_ODD 0x03
#define S_028BE4_QUANT_MODE(x) (((x) & 0x07) << 3)
#define G_028BE4_QUANT_MODE(x) (((x) >> 3) & 0x07)
#define C_028BE4_QUANT_MODE 0xFFFFFFC7
#define V_028BE4_X_16_8_FIXED_POINT_1_16TH 0x00
#define V_028BE4_X_16_8_FIXED_POINT_1_8TH 0x01
#define V_028BE4_X_16_8_FIXED_POINT_1_4TH 0x02
#define V_028BE4_X_16_8_FIXED_POINT_1_2 0x03
#define V_028BE4_X_16_8_FIXED_POINT_1 0x04
#define V_028BE4_X_16_8_FIXED_POINT_1_256TH 0x05
#define V_028BE4_X_14_10_FIXED_POINT_1_1024TH 0x06
#define V_028BE4_X_12_12_FIXED_POINT_1_4096TH 0x07
#define R_028BE8_PA_CL_GB_VERT_CLIP_ADJ 0x028BE8
#define R_028BEC_PA_CL_GB_VERT_DISC_ADJ 0x028BEC
#define R_028BF0_PA_CL_GB_HORZ_CLIP_ADJ 0x028BF0
#define R_028BF4_PA_CL_GB_HORZ_DISC_ADJ 0x028BF4
#define R_028BF8_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0 0x028BF8
#define S_028BF8_S0_X(x) (((x) & 0x0F) << 0)
#define G_028BF8_S0_X(x) (((x) >> 0) & 0x0F)
#define C_028BF8_S0_X 0xFFFFFFF0
#define S_028BF8_S0_Y(x) (((x) & 0x0F) << 4)
#define G_028BF8_S0_Y(x) (((x) >> 4) & 0x0F)
#define C_028BF8_S0_Y 0xFFFFFF0F
#define S_028BF8_S1_X(x) (((x) & 0x0F) << 8)
#define G_028BF8_S1_X(x) (((x) >> 8) & 0x0F)
#define C_028BF8_S1_X 0xFFFFF0FF
#define S_028BF8_S1_Y(x) (((x) & 0x0F) << 12)
#define G_028BF8_S1_Y(x) (((x) >> 12) & 0x0F)
#define C_028BF8_S1_Y 0xFFFF0FFF
#define S_028BF8_S2_X(x) (((x) & 0x0F) << 16)
#define G_028BF8_S2_X(x) (((x) >> 16) & 0x0F)
#define C_028BF8_S2_X 0xFFF0FFFF
#define S_028BF8_S2_Y(x) (((x) & 0x0F) << 20)
#define G_028BF8_S2_Y(x) (((x) >> 20) & 0x0F)
#define C_028BF8_S2_Y 0xFF0FFFFF
#define S_028BF8_S3_X(x) (((x) & 0x0F) << 24)
#define G_028BF8_S3_X(x) (((x) >> 24) & 0x0F)
#define C_028BF8_S3_X 0xF0FFFFFF
#define S_028BF8_S3_Y(x) (((x) & 0x0F) << 28)
#define G_028BF8_S3_Y(x) (((x) >> 28) & 0x0F)
#define C_028BF8_S3_Y 0x0FFFFFFF
#define R_028BFC_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1 0x028BFC
#define S_028BFC_S4_X(x) (((x) & 0x0F) << 0)
#define G_028BFC_S4_X(x) (((x) >> 0) & 0x0F)
#define C_028BFC_S4_X 0xFFFFFFF0
#define S_028BFC_S4_Y(x) (((x) & 0x0F) << 4)
#define G_028BFC_S4_Y(x) (((x) >> 4) & 0x0F)
#define C_028BFC_S4_Y 0xFFFFFF0F
#define S_028BFC_S5_X(x) (((x) & 0x0F) << 8)
#define G_028BFC_S5_X(x) (((x) >> 8) & 0x0F)
#define C_028BFC_S5_X 0xFFFFF0FF
#define S_028BFC_S5_Y(x) (((x) & 0x0F) << 12)
#define G_028BFC_S5_Y(x) (((x) >> 12) & 0x0F)
#define C_028BFC_S5_Y 0xFFFF0FFF
#define S_028BFC_S6_X(x) (((x) & 0x0F) << 16)
#define G_028BFC_S6_X(x) (((x) >> 16) & 0x0F)
#define C_028BFC_S6_X 0xFFF0FFFF
#define S_028BFC_S6_Y(x) (((x) & 0x0F) << 20)
#define G_028BFC_S6_Y(x) (((x) >> 20) & 0x0F)
#define C_028BFC_S6_Y 0xFF0FFFFF
#define S_028BFC_S7_X(x) (((x) & 0x0F) << 24)
#define G_028BFC_S7_X(x) (((x) >> 24) & 0x0F)
#define C_028BFC_S7_X 0xF0FFFFFF
#define S_028BFC_S7_Y(x) (((x) & 0x0F) << 28)
#define G_028BFC_S7_Y(x) (((x) >> 28) & 0x0F)
#define C_028BFC_S7_Y 0x0FFFFFFF
#define R_028C00_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2 0x028C00
#define S_028C00_S8_X(x) (((x) & 0x0F) << 0)
#define G_028C00_S8_X(x) (((x) >> 0) & 0x0F)
#define C_028C00_S8_X 0xFFFFFFF0
#define S_028C00_S8_Y(x) (((x) & 0x0F) << 4)
#define G_028C00_S8_Y(x) (((x) >> 4) & 0x0F)
#define C_028C00_S8_Y 0xFFFFFF0F
#define S_028C00_S9_X(x) (((x) & 0x0F) << 8)
#define G_028C00_S9_X(x) (((x) >> 8) & 0x0F)
#define C_028C00_S9_X 0xFFFFF0FF
#define S_028C00_S9_Y(x) (((x) & 0x0F) << 12)
#define G_028C00_S9_Y(x) (((x) >> 12) & 0x0F)
#define C_028C00_S9_Y 0xFFFF0FFF
#define S_028C00_S10_X(x) (((x) & 0x0F) << 16)
#define G_028C00_S10_X(x) (((x) >> 16) & 0x0F)
#define C_028C00_S10_X 0xFFF0FFFF
#define S_028C00_S10_Y(x) (((x) & 0x0F) << 20)
#define G_028C00_S10_Y(x) (((x) >> 20) & 0x0F)
#define C_028C00_S10_Y 0xFF0FFFFF
#define S_028C00_S11_X(x) (((x) & 0x0F) << 24)
#define G_028C00_S11_X(x) (((x) >> 24) & 0x0F)
#define C_028C00_S11_X 0xF0FFFFFF
#define S_028C00_S11_Y(x) (((x) & 0x0F) << 28)
#define G_028C00_S11_Y(x) (((x) >> 28) & 0x0F)
#define C_028C00_S11_Y 0x0FFFFFFF
#define R_028C04_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3 0x028C04
#define S_028C04_S12_X(x) (((x) & 0x0F) << 0)
#define G_028C04_S12_X(x) (((x) >> 0) & 0x0F)
#define C_028C04_S12_X 0xFFFFFFF0
#define S_028C04_S12_Y(x) (((x) & 0x0F) << 4)
#define G_028C04_S12_Y(x) (((x) >> 4) & 0x0F)
#define C_028C04_S12_Y 0xFFFFFF0F
#define S_028C04_S13_X(x) (((x) & 0x0F) << 8)
#define G_028C04_S13_X(x) (((x) >> 8) & 0x0F)
#define C_028C04_S13_X 0xFFFFF0FF
#define S_028C04_S13_Y(x) (((x) & 0x0F) << 12)
#define G_028C04_S13_Y(x) (((x) >> 12) & 0x0F)
#define C_028C04_S13_Y 0xFFFF0FFF
#define S_028C04_S14_X(x) (((x) & 0x0F) << 16)
#define G_028C04_S14_X(x) (((x) >> 16) & 0x0F)
#define C_028C04_S14_X 0xFFF0FFFF
#define S_028C04_S14_Y(x) (((x) & 0x0F) << 20)
#define G_028C04_S14_Y(x) (((x) >> 20) & 0x0F)
#define C_028C04_S14_Y 0xFF0FFFFF
#define S_028C04_S15_X(x) (((x) & 0x0F) << 24)
#define G_028C04_S15_X(x) (((x) >> 24) & 0x0F)
#define C_028C04_S15_X 0xF0FFFFFF
#define S_028C04_S15_Y(x) (((x) & 0x0F) << 28)
#define G_028C04_S15_Y(x) (((x) >> 28) & 0x0F)
#define C_028C04_S15_Y 0x0FFFFFFF
#define R_028C08_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0 0x028C08
#define S_028C08_S0_X(x) (((x) & 0x0F) << 0)
#define G_028C08_S0_X(x) (((x) >> 0) & 0x0F)
#define C_028C08_S0_X 0xFFFFFFF0
#define S_028C08_S0_Y(x) (((x) & 0x0F) << 4)
#define G_028C08_S0_Y(x) (((x) >> 4) & 0x0F)
#define C_028C08_S0_Y 0xFFFFFF0F
#define S_028C08_S1_X(x) (((x) & 0x0F) << 8)
#define G_028C08_S1_X(x) (((x) >> 8) & 0x0F)
#define C_028C08_S1_X 0xFFFFF0FF
#define S_028C08_S1_Y(x) (((x) & 0x0F) << 12)
#define G_028C08_S1_Y(x) (((x) >> 12) & 0x0F)
#define C_028C08_S1_Y 0xFFFF0FFF
#define S_028C08_S2_X(x) (((x) & 0x0F) << 16)
#define G_028C08_S2_X(x) (((x) >> 16) & 0x0F)
#define C_028C08_S2_X 0xFFF0FFFF
#define S_028C08_S2_Y(x) (((x) & 0x0F) << 20)
#define G_028C08_S2_Y(x) (((x) >> 20) & 0x0F)
#define C_028C08_S2_Y 0xFF0FFFFF
#define S_028C08_S3_X(x) (((x) & 0x0F) << 24)
#define G_028C08_S3_X(x) (((x) >> 24) & 0x0F)
#define C_028C08_S3_X 0xF0FFFFFF
#define S_028C08_S3_Y(x) (((x) & 0x0F) << 28)
#define G_028C08_S3_Y(x) (((x) >> 28) & 0x0F)
#define C_028C08_S3_Y 0x0FFFFFFF
#define R_028C0C_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1 0x028C0C
#define S_028C0C_S4_X(x) (((x) & 0x0F) << 0)
#define G_028C0C_S4_X(x) (((x) >> 0) & 0x0F)
#define C_028C0C_S4_X 0xFFFFFFF0
#define S_028C0C_S4_Y(x) (((x) & 0x0F) << 4)
#define G_028C0C_S4_Y(x) (((x) >> 4) & 0x0F)
#define C_028C0C_S4_Y 0xFFFFFF0F
#define S_028C0C_S5_X(x) (((x) & 0x0F) << 8)
#define G_028C0C_S5_X(x) (((x) >> 8) & 0x0F)
#define C_028C0C_S5_X 0xFFFFF0FF
#define S_028C0C_S5_Y(x) (((x) & 0x0F) << 12)
#define G_028C0C_S5_Y(x) (((x) >> 12) & 0x0F)
#define C_028C0C_S5_Y 0xFFFF0FFF
#define S_028C0C_S6_X(x) (((x) & 0x0F) << 16)
#define G_028C0C_S6_X(x) (((x) >> 16) & 0x0F)
#define C_028C0C_S6_X 0xFFF0FFFF
#define S_028C0C_S6_Y(x) (((x) & 0x0F) << 20)
#define G_028C0C_S6_Y(x) (((x) >> 20) & 0x0F)
#define C_028C0C_S6_Y 0xFF0FFFFF
#define S_028C0C_S7_X(x) (((x) & 0x0F) << 24)
#define G_028C0C_S7_X(x) (((x) >> 24) & 0x0F)
#define C_028C0C_S7_X 0xF0FFFFFF
#define S_028C0C_S7_Y(x) (((x) & 0x0F) << 28)
#define G_028C0C_S7_Y(x) (((x) >> 28) & 0x0F)
#define C_028C0C_S7_Y 0x0FFFFFFF
#define R_028C10_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2 0x028C10
#define S_028C10_S8_X(x) (((x) & 0x0F) << 0)
#define G_028C10_S8_X(x) (((x) >> 0) & 0x0F)
#define C_028C10_S8_X 0xFFFFFFF0
#define S_028C10_S8_Y(x) (((x) & 0x0F) << 4)
#define G_028C10_S8_Y(x) (((x) >> 4) & 0x0F)
#define C_028C10_S8_Y 0xFFFFFF0F
#define S_028C10_S9_X(x) (((x) & 0x0F) << 8)
#define G_028C10_S9_X(x) (((x) >> 8) & 0x0F)
#define C_028C10_S9_X 0xFFFFF0FF
#define S_028C10_S9_Y(x) (((x) & 0x0F) << 12)
#define G_028C10_S9_Y(x) (((x) >> 12) & 0x0F)
#define C_028C10_S9_Y 0xFFFF0FFF
#define S_028C10_S10_X(x) (((x) & 0x0F) << 16)
#define G_028C10_S10_X(x) (((x) >> 16) & 0x0F)
#define C_028C10_S10_X 0xFFF0FFFF
#define S_028C10_S10_Y(x) (((x) & 0x0F) << 20)
#define G_028C10_S10_Y(x) (((x) >> 20) & 0x0F)
#define C_028C10_S10_Y 0xFF0FFFFF
#define S_028C10_S11_X(x) (((x) & 0x0F) << 24)
#define G_028C10_S11_X(x) (((x) >> 24) & 0x0F)
#define C_028C10_S11_X 0xF0FFFFFF
#define S_028C10_S11_Y(x) (((x) & 0x0F) << 28)
#define G_028C10_S11_Y(x) (((x) >> 28) & 0x0F)
#define C_028C10_S11_Y 0x0FFFFFFF
#define R_028C14_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3 0x028C14
#define S_028C14_S12_X(x) (((x) & 0x0F) << 0)
#define G_028C14_S12_X(x) (((x) >> 0) & 0x0F)
#define C_028C14_S12_X 0xFFFFFFF0
#define S_028C14_S12_Y(x) (((x) & 0x0F) << 4)
#define G_028C14_S12_Y(x) (((x) >> 4) & 0x0F)
#define C_028C14_S12_Y 0xFFFFFF0F
#define S_028C14_S13_X(x) (((x) & 0x0F) << 8)
#define G_028C14_S13_X(x) (((x) >> 8) & 0x0F)
#define C_028C14_S13_X 0xFFFFF0FF
#define S_028C14_S13_Y(x) (((x) & 0x0F) << 12)
#define G_028C14_S13_Y(x) (((x) >> 12) & 0x0F)
#define C_028C14_S13_Y 0xFFFF0FFF
#define S_028C14_S14_X(x) (((x) & 0x0F) << 16)
#define G_028C14_S14_X(x) (((x) >> 16) & 0x0F)
#define C_028C14_S14_X 0xFFF0FFFF
#define S_028C14_S14_Y(x) (((x) & 0x0F) << 20)
#define G_028C14_S14_Y(x) (((x) >> 20) & 0x0F)
#define C_028C14_S14_Y 0xFF0FFFFF
#define S_028C14_S15_X(x) (((x) & 0x0F) << 24)
#define G_028C14_S15_X(x) (((x) >> 24) & 0x0F)
#define C_028C14_S15_X 0xF0FFFFFF
#define S_028C14_S15_Y(x) (((x) & 0x0F) << 28)
#define G_028C14_S15_Y(x) (((x) >> 28) & 0x0F)
#define C_028C14_S15_Y 0x0FFFFFFF
#define R_028C18_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0 0x028C18
#define S_028C18_S0_X(x) (((x) & 0x0F) << 0)
#define G_028C18_S0_X(x) (((x) >> 0) & 0x0F)
#define C_028C18_S0_X 0xFFFFFFF0
#define S_028C18_S0_Y(x) (((x) & 0x0F) << 4)
#define G_028C18_S0_Y(x) (((x) >> 4) & 0x0F)
#define C_028C18_S0_Y 0xFFFFFF0F
#define S_028C18_S1_X(x) (((x) & 0x0F) << 8)
#define G_028C18_S1_X(x) (((x) >> 8) & 0x0F)
#define C_028C18_S1_X 0xFFFFF0FF
#define S_028C18_S1_Y(x) (((x) & 0x0F) << 12)
#define G_028C18_S1_Y(x) (((x) >> 12) & 0x0F)
#define C_028C18_S1_Y 0xFFFF0FFF
#define S_028C18_S2_X(x) (((x) & 0x0F) << 16)
#define G_028C18_S2_X(x) (((x) >> 16) & 0x0F)
#define C_028C18_S2_X 0xFFF0FFFF
#define S_028C18_S2_Y(x) (((x) & 0x0F) << 20)
#define G_028C18_S2_Y(x) (((x) >> 20) & 0x0F)
#define C_028C18_S2_Y 0xFF0FFFFF
#define S_028C18_S3_X(x) (((x) & 0x0F) << 24)
#define G_028C18_S3_X(x) (((x) >> 24) & 0x0F)
#define C_028C18_S3_X 0xF0FFFFFF
#define S_028C18_S3_Y(x) (((x) & 0x0F) << 28)
#define G_028C18_S3_Y(x) (((x) >> 28) & 0x0F)
#define C_028C18_S3_Y 0x0FFFFFFF
#define R_028C1C_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1 0x028C1C
#define S_028C1C_S4_X(x) (((x) & 0x0F) << 0)
#define G_028C1C_S4_X(x) (((x) >> 0) & 0x0F)
#define C_028C1C_S4_X 0xFFFFFFF0
#define S_028C1C_S4_Y(x) (((x) & 0x0F) << 4)
#define G_028C1C_S4_Y(x) (((x) >> 4) & 0x0F)
#define C_028C1C_S4_Y 0xFFFFFF0F
#define S_028C1C_S5_X(x) (((x) & 0x0F) << 8)
#define G_028C1C_S5_X(x) (((x) >> 8) & 0x0F)
#define C_028C1C_S5_X 0xFFFFF0FF
#define S_028C1C_S5_Y(x) (((x) & 0x0F) << 12)
#define G_028C1C_S5_Y(x) (((x) >> 12) & 0x0F)
#define C_028C1C_S5_Y 0xFFFF0FFF
#define S_028C1C_S6_X(x) (((x) & 0x0F) << 16)
#define G_028C1C_S6_X(x) (((x) >> 16) & 0x0F)
#define C_028C1C_S6_X 0xFFF0FFFF
#define S_028C1C_S6_Y(x) (((x) & 0x0F) << 20)
#define G_028C1C_S6_Y(x) (((x) >> 20) & 0x0F)
#define C_028C1C_S6_Y 0xFF0FFFFF
#define S_028C1C_S7_X(x) (((x) & 0x0F) << 24)
#define G_028C1C_S7_X(x) (((x) >> 24) & 0x0F)
#define C_028C1C_S7_X 0xF0FFFFFF
#define S_028C1C_S7_Y(x) (((x) & 0x0F) << 28)
#define G_028C1C_S7_Y(x) (((x) >> 28) & 0x0F)
#define C_028C1C_S7_Y 0x0FFFFFFF
#define R_028C20_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2 0x028C20
#define S_028C20_S8_X(x) (((x) & 0x0F) << 0)
#define G_028C20_S8_X(x) (((x) >> 0) & 0x0F)
#define C_028C20_S8_X 0xFFFFFFF0
#define S_028C20_S8_Y(x) (((x) & 0x0F) << 4)
#define G_028C20_S8_Y(x) (((x) >> 4) & 0x0F)
#define C_028C20_S8_Y 0xFFFFFF0F
#define S_028C20_S9_X(x) (((x) & 0x0F) << 8)
#define G_028C20_S9_X(x) (((x) >> 8) & 0x0F)
#define C_028C20_S9_X 0xFFFFF0FF
#define S_028C20_S9_Y(x) (((x) & 0x0F) << 12)
#define G_028C20_S9_Y(x) (((x) >> 12) & 0x0F)
#define C_028C20_S9_Y 0xFFFF0FFF
#define S_028C20_S10_X(x) (((x) & 0x0F) << 16)
#define G_028C20_S10_X(x) (((x) >> 16) & 0x0F)
#define C_028C20_S10_X 0xFFF0FFFF
#define S_028C20_S10_Y(x) (((x) & 0x0F) << 20)
#define G_028C20_S10_Y(x) (((x) >> 20) & 0x0F)
#define C_028C20_S10_Y 0xFF0FFFFF
#define S_028C20_S11_X(x) (((x) & 0x0F) << 24)
#define G_028C20_S11_X(x) (((x) >> 24) & 0x0F)
#define C_028C20_S11_X 0xF0FFFFFF
#define S_028C20_S11_Y(x) (((x) & 0x0F) << 28)
#define G_028C20_S11_Y(x) (((x) >> 28) & 0x0F)
#define C_028C20_S11_Y 0x0FFFFFFF
#define R_028C24_PA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3 0x028C24
#define S_028C24_S12_X(x) (((x) & 0x0F) << 0)
#define G_028C24_S12_X(x) (((x) >> 0) & 0x0F)
#define C_028C24_S12_X 0xFFFFFFF0
#define S_028C24_S12_Y(x) (((x) & 0x0F) << 4)
#define G_028C24_S12_Y(x) (((x) >> 4) & 0x0F)
#define C_028C24_S12_Y 0xFFFFFF0F
#define S_028C24_S13_X(x) (((x) & 0x0F) << 8)
#define G_028C24_S13_X(x) (((x) >> 8) & 0x0F)
#define C_028C24_S13_X 0xFFFFF0FF
#define S_028C24_S13_Y(x) (((x) & 0x0F) << 12)
#define G_028C24_S13_Y(x) (((x) >> 12) & 0x0F)
#define C_028C24_S13_Y 0xFFFF0FFF
#define S_028C24_S14_X(x) (((x) & 0x0F) << 16)
#define G_028C24_S14_X(x) (((x) >> 16) & 0x0F)
#define C_028C24_S14_X 0xFFF0FFFF
#define S_028C24_S14_Y(x) (((x) & 0x0F) << 20)
#define G_028C24_S14_Y(x) (((x) >> 20) & 0x0F)
#define C_028C24_S14_Y 0xFF0FFFFF
#define S_028C24_S15_X(x) (((x) & 0x0F) << 24)
#define G_028C24_S15_X(x) (((x) >> 24) & 0x0F)
#define C_028C24_S15_X 0xF0FFFFFF
#define S_028C24_S15_Y(x) (((x) & 0x0F) << 28)
#define G_028C24_S15_Y(x) (((x) >> 28) & 0x0F)
#define C_028C24_S15_Y 0x0FFFFFFF
#define R_028C28_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0 0x028C28
#define S_028C28_S0_X(x) (((x) & 0x0F) << 0)
#define G_028C28_S0_X(x) (((x) >> 0) & 0x0F)
#define C_028C28_S0_X 0xFFFFFFF0
#define S_028C28_S0_Y(x) (((x) & 0x0F) << 4)
#define G_028C28_S0_Y(x) (((x) >> 4) & 0x0F)
#define C_028C28_S0_Y 0xFFFFFF0F
#define S_028C28_S1_X(x) (((x) & 0x0F) << 8)
#define G_028C28_S1_X(x) (((x) >> 8) & 0x0F)
#define C_028C28_S1_X 0xFFFFF0FF
#define S_028C28_S1_Y(x) (((x) & 0x0F) << 12)
#define G_028C28_S1_Y(x) (((x) >> 12) & 0x0F)
#define C_028C28_S1_Y 0xFFFF0FFF
#define S_028C28_S2_X(x) (((x) & 0x0F) << 16)
#define G_028C28_S2_X(x) (((x) >> 16) & 0x0F)
#define C_028C28_S2_X 0xFFF0FFFF
#define S_028C28_S2_Y(x) (((x) & 0x0F) << 20)
#define G_028C28_S2_Y(x) (((x) >> 20) & 0x0F)
#define C_028C28_S2_Y 0xFF0FFFFF
#define S_028C28_S3_X(x) (((x) & 0x0F) << 24)
#define G_028C28_S3_X(x) (((x) >> 24) & 0x0F)
#define C_028C28_S3_X 0xF0FFFFFF
#define S_028C28_S3_Y(x) (((x) & 0x0F) << 28)
#define G_028C28_S3_Y(x) (((x) >> 28) & 0x0F)
#define C_028C28_S3_Y 0x0FFFFFFF
#define R_028C2C_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1 0x028C2C
#define S_028C2C_S4_X(x) (((x) & 0x0F) << 0)
#define G_028C2C_S4_X(x) (((x) >> 0) & 0x0F)
#define C_028C2C_S4_X 0xFFFFFFF0
#define S_028C2C_S4_Y(x) (((x) & 0x0F) << 4)
#define G_028C2C_S4_Y(x) (((x) >> 4) & 0x0F)
#define C_028C2C_S4_Y 0xFFFFFF0F
#define S_028C2C_S5_X(x) (((x) & 0x0F) << 8)
#define G_028C2C_S5_X(x) (((x) >> 8) & 0x0F)
#define C_028C2C_S5_X 0xFFFFF0FF
#define S_028C2C_S5_Y(x) (((x) & 0x0F) << 12)
#define G_028C2C_S5_Y(x) (((x) >> 12) & 0x0F)
#define C_028C2C_S5_Y 0xFFFF0FFF
#define S_028C2C_S6_X(x) (((x) & 0x0F) << 16)
#define G_028C2C_S6_X(x) (((x) >> 16) & 0x0F)
#define C_028C2C_S6_X 0xFFF0FFFF
#define S_028C2C_S6_Y(x) (((x) & 0x0F) << 20)
#define G_028C2C_S6_Y(x) (((x) >> 20) & 0x0F)
#define C_028C2C_S6_Y 0xFF0FFFFF
#define S_028C2C_S7_X(x) (((x) & 0x0F) << 24)
#define G_028C2C_S7_X(x) (((x) >> 24) & 0x0F)
#define C_028C2C_S7_X 0xF0FFFFFF
#define S_028C2C_S7_Y(x) (((x) & 0x0F) << 28)
#define G_028C2C_S7_Y(x) (((x) >> 28) & 0x0F)
#define C_028C2C_S7_Y 0x0FFFFFFF
#define R_028C30_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2 0x028C30
#define S_028C30_S8_X(x) (((x) & 0x0F) << 0)
#define G_028C30_S8_X(x) (((x) >> 0) & 0x0F)
#define C_028C30_S8_X 0xFFFFFFF0
#define S_028C30_S8_Y(x) (((x) & 0x0F) << 4)
#define G_028C30_S8_Y(x) (((x) >> 4) & 0x0F)
#define C_028C30_S8_Y 0xFFFFFF0F
#define S_028C30_S9_X(x) (((x) & 0x0F) << 8)
#define G_028C30_S9_X(x) (((x) >> 8) & 0x0F)
#define C_028C30_S9_X 0xFFFFF0FF
#define S_028C30_S9_Y(x) (((x) & 0x0F) << 12)
#define G_028C30_S9_Y(x) (((x) >> 12) & 0x0F)
#define C_028C30_S9_Y 0xFFFF0FFF
#define S_028C30_S10_X(x) (((x) & 0x0F) << 16)
#define G_028C30_S10_X(x) (((x) >> 16) & 0x0F)
#define C_028C30_S10_X 0xFFF0FFFF
#define S_028C30_S10_Y(x) (((x) & 0x0F) << 20)
#define G_028C30_S10_Y(x) (((x) >> 20) & 0x0F)
#define C_028C30_S10_Y 0xFF0FFFFF
#define S_028C30_S11_X(x) (((x) & 0x0F) << 24)
#define G_028C30_S11_X(x) (((x) >> 24) & 0x0F)
#define C_028C30_S11_X 0xF0FFFFFF
#define S_028C30_S11_Y(x) (((x) & 0x0F) << 28)
#define G_028C30_S11_Y(x) (((x) >> 28) & 0x0F)
#define C_028C30_S11_Y 0x0FFFFFFF
#define R_028C34_PA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3 0x028C34
#define S_028C34_S12_X(x) (((x) & 0x0F) << 0)
#define G_028C34_S12_X(x) (((x) >> 0) & 0x0F)
#define C_028C34_S12_X 0xFFFFFFF0
#define S_028C34_S12_Y(x) (((x) & 0x0F) << 4)
#define G_028C34_S12_Y(x) (((x) >> 4) & 0x0F)
#define C_028C34_S12_Y 0xFFFFFF0F
#define S_028C34_S13_X(x) (((x) & 0x0F) << 8)
#define G_028C34_S13_X(x) (((x) >> 8) & 0x0F)
#define C_028C34_S13_X 0xFFFFF0FF
#define S_028C34_S13_Y(x) (((x) & 0x0F) << 12)
#define G_028C34_S13_Y(x) (((x) >> 12) & 0x0F)
#define C_028C34_S13_Y 0xFFFF0FFF
#define S_028C34_S14_X(x) (((x) & 0x0F) << 16)
#define G_028C34_S14_X(x) (((x) >> 16) & 0x0F)
#define C_028C34_S14_X 0xFFF0FFFF
#define S_028C34_S14_Y(x) (((x) & 0x0F) << 20)
#define G_028C34_S14_Y(x) (((x) >> 20) & 0x0F)
#define C_028C34_S14_Y 0xFF0FFFFF
#define S_028C34_S15_X(x) (((x) & 0x0F) << 24)
#define G_028C34_S15_X(x) (((x) >> 24) & 0x0F)
#define C_028C34_S15_X 0xF0FFFFFF
#define S_028C34_S15_Y(x) (((x) & 0x0F) << 28)
#define G_028C34_S15_Y(x) (((x) >> 28) & 0x0F)
#define C_028C34_S15_Y 0x0FFFFFFF
#define R_028C38_PA_SC_AA_MASK_X0Y0_X1Y0 0x028C38
#define S_028C38_AA_MASK_X0Y0(x) (((x) & 0xFFFF) << 0)
#define G_028C38_AA_MASK_X0Y0(x) (((x) >> 0) & 0xFFFF)
#define C_028C38_AA_MASK_X0Y0 0xFFFF0000
#define S_028C38_AA_MASK_X1Y0(x) (((x) & 0xFFFF) << 16)
#define G_028C38_AA_MASK_X1Y0(x) (((x) >> 16) & 0xFFFF)
#define C_028C38_AA_MASK_X1Y0 0x0000FFFF
#define R_028C3C_PA_SC_AA_MASK_X0Y1_X1Y1 0x028C3C
#define S_028C3C_AA_MASK_X0Y1(x) (((x) & 0xFFFF) << 0)
#define G_028C3C_AA_MASK_X0Y1(x) (((x) >> 0) & 0xFFFF)
#define C_028C3C_AA_MASK_X0Y1 0xFFFF0000
#define S_028C3C_AA_MASK_X1Y1(x) (((x) & 0xFFFF) << 16)
#define G_028C3C_AA_MASK_X1Y1(x) (((x) >> 16) & 0xFFFF)
#define C_028C3C_AA_MASK_X1Y1 0x0000FFFF
#define R_028C58_VGT_VERTEX_REUSE_BLOCK_CNTL 0x028C58
#define S_028C58_VTX_REUSE_DEPTH(x) (((x) & 0xFF) << 0)
#define G_028C58_VTX_REUSE_DEPTH(x) (((x) >> 0) & 0xFF)
#define C_028C58_VTX_REUSE_DEPTH 0xFFFFFF00
#define R_028C5C_VGT_OUT_DEALLOC_CNTL 0x028C5C
#define S_028C5C_DEALLOC_DIST(x) (((x) & 0x7F) << 0)
#define G_028C5C_DEALLOC_DIST(x) (((x) >> 0) & 0x7F)
#define C_028C5C_DEALLOC_DIST 0xFFFFFF80
#define R_028C60_CB_COLOR0_BASE 0x028C60
#define R_028C64_CB_COLOR0_PITCH 0x028C64
#define S_028C64_TILE_MAX(x) (((x) & 0x7FF) << 0)
#define G_028C64_TILE_MAX(x) (((x) >> 0) & 0x7FF)
#define C_028C64_TILE_MAX 0xFFFFF800
/* CIK */
#define S_028C64_FMASK_TILE_MAX(x) (((x) & 0x7FF) << 20)
#define G_028C64_FMASK_TILE_MAX(x) (((x) >> 20) & 0x7FF)
#define C_028C64_FMASK_TILE_MAX 0x800FFFFF
/* */
#define R_028C68_CB_COLOR0_SLICE 0x028C68
#define S_028C68_TILE_MAX(x) (((x) & 0x3FFFFF) << 0)
#define G_028C68_TILE_MAX(x) (((x) >> 0) & 0x3FFFFF)
#define C_028C68_TILE_MAX 0xFFC00000
#define R_028C6C_CB_COLOR0_VIEW 0x028C6C
#define S_028C6C_SLICE_START(x) (((x) & 0x7FF) << 0)
#define G_028C6C_SLICE_START(x) (((x) >> 0) & 0x7FF)
#define C_028C6C_SLICE_START 0xFFFFF800
#define S_028C6C_SLICE_MAX(x) (((x) & 0x7FF) << 13)
#define G_028C6C_SLICE_MAX(x) (((x) >> 13) & 0x7FF)
#define C_028C6C_SLICE_MAX 0xFF001FFF
#define R_028C70_CB_COLOR0_INFO 0x028C70
#define S_028C70_ENDIAN(x) (((x) & 0x03) << 0)
#define G_028C70_ENDIAN(x) (((x) >> 0) & 0x03)
#define C_028C70_ENDIAN 0xFFFFFFFC
#define V_028C70_ENDIAN_NONE 0x00
#define V_028C70_ENDIAN_8IN16 0x01
#define V_028C70_ENDIAN_8IN32 0x02
#define V_028C70_ENDIAN_8IN64 0x03
#define S_028C70_FORMAT(x) (((x) & 0x1F) << 2)
#define G_028C70_FORMAT(x) (((x) >> 2) & 0x1F)
#define C_028C70_FORMAT 0xFFFFFF83
#define V_028C70_COLOR_INVALID 0x00
#define V_028C70_COLOR_8 0x01
#define V_028C70_COLOR_16 0x02
#define V_028C70_COLOR_8_8 0x03
#define V_028C70_COLOR_32 0x04
#define V_028C70_COLOR_16_16 0x05
#define V_028C70_COLOR_10_11_11 0x06
#define V_028C70_COLOR_11_11_10 0x07
#define V_028C70_COLOR_10_10_10_2 0x08
#define V_028C70_COLOR_2_10_10_10 0x09
#define V_028C70_COLOR_8_8_8_8 0x0A
#define V_028C70_COLOR_32_32 0x0B
#define V_028C70_COLOR_16_16_16_16 0x0C
#define V_028C70_COLOR_32_32_32_32 0x0E
#define V_028C70_COLOR_5_6_5 0x10
#define V_028C70_COLOR_1_5_5_5 0x11
#define V_028C70_COLOR_5_5_5_1 0x12
#define V_028C70_COLOR_4_4_4_4 0x13
#define V_028C70_COLOR_8_24 0x14
#define V_028C70_COLOR_24_8 0x15
#define V_028C70_COLOR_X24_8_32_FLOAT 0x16
#define S_028C70_LINEAR_GENERAL(x) (((x) & 0x1) << 7)
#define G_028C70_LINEAR_GENERAL(x) (((x) >> 7) & 0x1)
#define C_028C70_LINEAR_GENERAL 0xFFFFFF7F
#define S_028C70_NUMBER_TYPE(x) (((x) & 0x07) << 8)
#define G_028C70_NUMBER_TYPE(x) (((x) >> 8) & 0x07)
#define C_028C70_NUMBER_TYPE 0xFFFFF8FF
#define V_028C70_NUMBER_UNORM 0x00
#define V_028C70_NUMBER_SNORM 0x01
#define V_028C70_NUMBER_UINT 0x04
#define V_028C70_NUMBER_SINT 0x05
#define V_028C70_NUMBER_SRGB 0x06
#define V_028C70_NUMBER_FLOAT 0x07
#define S_028C70_COMP_SWAP(x) (((x) & 0x03) << 11)
#define G_028C70_COMP_SWAP(x) (((x) >> 11) & 0x03)
#define C_028C70_COMP_SWAP 0xFFFFE7FF
#define V_028C70_SWAP_STD 0x00
#define V_028C70_SWAP_ALT 0x01
#define V_028C70_SWAP_STD_REV 0x02
#define V_028C70_SWAP_ALT_REV 0x03
#define S_028C70_FAST_CLEAR(x) (((x) & 0x1) << 13)
#define G_028C70_FAST_CLEAR(x) (((x) >> 13) & 0x1)
#define C_028C70_FAST_CLEAR 0xFFFFDFFF
#define S_028C70_COMPRESSION(x) (((x) & 0x1) << 14)
#define G_028C70_COMPRESSION(x) (((x) >> 14) & 0x1)
#define C_028C70_COMPRESSION 0xFFFFBFFF
#define S_028C70_BLEND_CLAMP(x) (((x) & 0x1) << 15)
#define G_028C70_BLEND_CLAMP(x) (((x) >> 15) & 0x1)
#define C_028C70_BLEND_CLAMP 0xFFFF7FFF
#define S_028C70_BLEND_BYPASS(x) (((x) & 0x1) << 16)
#define G_028C70_BLEND_BYPASS(x) (((x) >> 16) & 0x1)
#define C_028C70_BLEND_BYPASS 0xFFFEFFFF
#define S_028C70_SIMPLE_FLOAT(x) (((x) & 0x1) << 17)
#define G_028C70_SIMPLE_FLOAT(x) (((x) >> 17) & 0x1)
#define C_028C70_SIMPLE_FLOAT 0xFFFDFFFF
#define S_028C70_ROUND_MODE(x) (((x) & 0x1) << 18)
#define G_028C70_ROUND_MODE(x) (((x) >> 18) & 0x1)
#define C_028C70_ROUND_MODE 0xFFFBFFFF
#define S_028C70_CMASK_IS_LINEAR(x) (((x) & 0x1) << 19)
#define G_028C70_CMASK_IS_LINEAR(x) (((x) >> 19) & 0x1)
#define C_028C70_CMASK_IS_LINEAR 0xFFF7FFFF
#define S_028C70_BLEND_OPT_DONT_RD_DST(x) (((x) & 0x07) << 20)
#define G_028C70_BLEND_OPT_DONT_RD_DST(x) (((x) >> 20) & 0x07)
#define C_028C70_BLEND_OPT_DONT_RD_DST 0xFF8FFFFF
#define V_028C70_FORCE_OPT_AUTO 0x00
#define V_028C70_FORCE_OPT_DISABLE 0x01
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_A_0 0x02
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_RGB_0 0x03
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_ARGB_0 0x04
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_A_1 0x05
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_RGB_1 0x06
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_ARGB_1 0x07
#define S_028C70_BLEND_OPT_DISCARD_PIXEL(x) (((x) & 0x07) << 23)
#define G_028C70_BLEND_OPT_DISCARD_PIXEL(x) (((x) >> 23) & 0x07)
#define C_028C70_BLEND_OPT_DISCARD_PIXEL 0xFC7FFFFF
#define V_028C70_FORCE_OPT_AUTO 0x00
#define V_028C70_FORCE_OPT_DISABLE 0x01
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_A_0 0x02
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_RGB_0 0x03
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_ARGB_0 0x04
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_A_1 0x05
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_RGB_1 0x06
#define V_028C70_FORCE_OPT_ENABLE_IF_SRC_ARGB_1 0x07
/* CIK */
#define S_028C70_FMASK_COMPRESSION_DISABLE(x) (((x) & 0x1) << 26)
#define G_028C70_FMASK_COMPRESSION_DISABLE(x) (((x) >> 26) & 0x1)
#define C_028C70_FMASK_COMPRESSION_DISABLE 0xFBFFFFFF
/* */
/* VI */
#define S_028C70_FMASK_COMPRESS_1FRAG_ONLY(x) (((x) & 0x1) << 27)
#define G_028C70_FMASK_COMPRESS_1FRAG_ONLY(x) (((x) >> 27) & 0x1)
#define C_028C70_FMASK_COMPRESS_1FRAG_ONLY 0xF7FFFFFF
#define S_028C70_DCC_ENABLE(x) (((x) & 0x1) << 28)
#define G_028C70_DCC_ENABLE(x) (((x) >> 28) & 0x1)
#define C_028C70_DCC_ENABLE 0xEFFFFFFF
#define S_028C70_CMASK_ADDR_TYPE(x) (((x) & 0x03) << 29)
#define G_028C70_CMASK_ADDR_TYPE(x) (((x) >> 29) & 0x03)
#define C_028C70_CMASK_ADDR_TYPE 0x9FFFFFFF
/* */
#define R_028C74_CB_COLOR0_ATTRIB 0x028C74
#define S_028C74_TILE_MODE_INDEX(x) (((x) & 0x1F) << 0)
#define G_028C74_TILE_MODE_INDEX(x) (((x) >> 0) & 0x1F)
#define C_028C74_TILE_MODE_INDEX 0xFFFFFFE0
#define S_028C74_FMASK_TILE_MODE_INDEX(x) (((x) & 0x1F) << 5)
#define G_028C74_FMASK_TILE_MODE_INDEX(x) (((x) >> 5) & 0x1F)
#define C_028C74_FMASK_TILE_MODE_INDEX 0xFFFFFC1F
#define S_028C74_FMASK_BANK_HEIGHT(x) (((x) & 0x03) << 10)
#define G_028C74_FMASK_BANK_HEIGHT(x) (((x) >> 10) & 0x03)
#define C_028C74_FMASK_BANK_HEIGHT 0xFFFFF3FF
#define S_028C74_NUM_SAMPLES(x) (((x) & 0x07) << 12)
#define G_028C74_NUM_SAMPLES(x) (((x) >> 12) & 0x07)
#define C_028C74_NUM_SAMPLES 0xFFFF8FFF
#define S_028C74_NUM_FRAGMENTS(x) (((x) & 0x03) << 15)
#define G_028C74_NUM_FRAGMENTS(x) (((x) >> 15) & 0x03)
#define C_028C74_NUM_FRAGMENTS 0xFFFE7FFF
#define S_028C74_FORCE_DST_ALPHA_1(x) (((x) & 0x1) << 17)
#define G_028C74_FORCE_DST_ALPHA_1(x) (((x) >> 17) & 0x1)
#define C_028C74_FORCE_DST_ALPHA_1 0xFFFDFFFF
/* VI */
#define R_028C78_CB_COLOR0_DCC_CONTROL 0x028C78
#define S_028C78_OVERWRITE_COMBINER_DISABLE(x) (((x) & 0x1) << 0)
#define G_028C78_OVERWRITE_COMBINER_DISABLE(x) (((x) >> 0) & 0x1)
#define C_028C78_OVERWRITE_COMBINER_DISABLE 0xFFFFFFFE
#define S_028C78_KEY_CLEAR_ENABLE(x) (((x) & 0x1) << 1)
#define G_028C78_KEY_CLEAR_ENABLE(x) (((x) >> 1) & 0x1)
#define C_028C78_KEY_CLEAR_ENABLE 0xFFFFFFFD
#define S_028C78_MAX_UNCOMPRESSED_BLOCK_SIZE(x) (((x) & 0x03) << 2)
#define G_028C78_MAX_UNCOMPRESSED_BLOCK_SIZE(x) (((x) >> 2) & 0x03)
#define C_028C78_MAX_UNCOMPRESSED_BLOCK_SIZE 0xFFFFFFF3
#define S_028C78_MIN_COMPRESSED_BLOCK_SIZE(x) (((x) & 0x1) << 4)
#define G_028C78_MIN_COMPRESSED_BLOCK_SIZE(x) (((x) >> 4) & 0x1)
#define C_028C78_MIN_COMPRESSED_BLOCK_SIZE 0xFFFFFFEF
#define S_028C78_MAX_COMPRESSED_BLOCK_SIZE(x) (((x) & 0x03) << 5)
#define G_028C78_MAX_COMPRESSED_BLOCK_SIZE(x) (((x) >> 5) & 0x03)
#define C_028C78_MAX_COMPRESSED_BLOCK_SIZE 0xFFFFFF9F
#define S_028C78_COLOR_TRANSFORM(x) (((x) & 0x03) << 7)
#define G_028C78_COLOR_TRANSFORM(x) (((x) >> 7) & 0x03)
#define C_028C78_COLOR_TRANSFORM 0xFFFFFE7F
#define S_028C78_INDEPENDENT_64B_BLOCKS(x) (((x) & 0x1) << 9)
#define G_028C78_INDEPENDENT_64B_BLOCKS(x) (((x) >> 9) & 0x1)
#define C_028C78_INDEPENDENT_64B_BLOCKS 0xFFFFFDFF
#define S_028C78_LOSSY_RGB_PRECISION(x) (((x) & 0x0F) << 10)
#define G_028C78_LOSSY_RGB_PRECISION(x) (((x) >> 10) & 0x0F)
#define C_028C78_LOSSY_RGB_PRECISION 0xFFFFC3FF
#define S_028C78_LOSSY_ALPHA_PRECISION(x) (((x) & 0x0F) << 14)
#define G_028C78_LOSSY_ALPHA_PRECISION(x) (((x) >> 14) & 0x0F)
#define C_028C78_LOSSY_ALPHA_PRECISION 0xFFFC3FFF
/* */
#define R_028C7C_CB_COLOR0_CMASK 0x028C7C
#define R_028C80_CB_COLOR0_CMASK_SLICE 0x028C80
#define S_028C80_TILE_MAX(x) (((x) & 0x3FFF) << 0)
#define G_028C80_TILE_MAX(x) (((x) >> 0) & 0x3FFF)
#define C_028C80_TILE_MAX 0xFFFFC000
#define R_028C84_CB_COLOR0_FMASK 0x028C84
#define R_028C88_CB_COLOR0_FMASK_SLICE 0x028C88
#define S_028C88_TILE_MAX(x) (((x) & 0x3FFFFF) << 0)
#define G_028C88_TILE_MAX(x) (((x) >> 0) & 0x3FFFFF)
#define C_028C88_TILE_MAX 0xFFC00000
#define R_028C8C_CB_COLOR0_CLEAR_WORD0 0x028C8C
#define R_028C90_CB_COLOR0_CLEAR_WORD1 0x028C90
#define R_028C94_CB_COLOR0_DCC_BASE 0x028C94 /* VI */
#define R_028C9C_CB_COLOR1_BASE 0x028C9C
#define R_028CA0_CB_COLOR1_PITCH 0x028CA0
#define R_028CA4_CB_COLOR1_SLICE 0x028CA4
#define R_028CA8_CB_COLOR1_VIEW 0x028CA8
#define R_028CAC_CB_COLOR1_INFO 0x028CAC
#define R_028CB0_CB_COLOR1_ATTRIB 0x028CB0
#define R_028CB4_CB_COLOR1_DCC_CONTROL 0x028CB4 /* VI */
#define R_028CB8_CB_COLOR1_CMASK 0x028CB8
#define R_028CBC_CB_COLOR1_CMASK_SLICE 0x028CBC
#define R_028CC0_CB_COLOR1_FMASK 0x028CC0
#define R_028CC4_CB_COLOR1_FMASK_SLICE 0x028CC4
#define R_028CC8_CB_COLOR1_CLEAR_WORD0 0x028CC8
#define R_028CCC_CB_COLOR1_CLEAR_WORD1 0x028CCC
#define R_028CD0_CB_COLOR1_DCC_BASE 0x028CD0 /* VI */
#define R_028CD8_CB_COLOR2_BASE 0x028CD8
#define R_028CDC_CB_COLOR2_PITCH 0x028CDC
#define R_028CE0_CB_COLOR2_SLICE 0x028CE0
#define R_028CE4_CB_COLOR2_VIEW 0x028CE4
#define R_028CE8_CB_COLOR2_INFO 0x028CE8
#define R_028CEC_CB_COLOR2_ATTRIB 0x028CEC
#define R_028CF0_CB_COLOR2_DCC_CONTROL 0x028CF0 /* VI */
#define R_028CF4_CB_COLOR2_CMASK 0x028CF4
#define R_028CF8_CB_COLOR2_CMASK_SLICE 0x028CF8
#define R_028CFC_CB_COLOR2_FMASK 0x028CFC
#define R_028D00_CB_COLOR2_FMASK_SLICE 0x028D00
#define R_028D04_CB_COLOR2_CLEAR_WORD0 0x028D04
#define R_028D08_CB_COLOR2_CLEAR_WORD1 0x028D08
#define R_028D0C_CB_COLOR2_DCC_BASE 0x028D0C /* VI */
#define R_028D14_CB_COLOR3_BASE 0x028D14
#define R_028D18_CB_COLOR3_PITCH 0x028D18
#define R_028D1C_CB_COLOR3_SLICE 0x028D1C
#define R_028D20_CB_COLOR3_VIEW 0x028D20
#define R_028D24_CB_COLOR3_INFO 0x028D24
#define R_028D28_CB_COLOR3_ATTRIB 0x028D28
#define R_028D2C_CB_COLOR3_DCC_CONTROL 0x028D2C /* VI */
#define R_028D30_CB_COLOR3_CMASK 0x028D30
#define R_028D34_CB_COLOR3_CMASK_SLICE 0x028D34
#define R_028D38_CB_COLOR3_FMASK 0x028D38
#define R_028D3C_CB_COLOR3_FMASK_SLICE 0x028D3C
#define R_028D40_CB_COLOR3_CLEAR_WORD0 0x028D40
#define R_028D44_CB_COLOR3_CLEAR_WORD1 0x028D44
#define R_028D48_CB_COLOR3_DCC_BASE 0x028D48 /* VI */
#define R_028D50_CB_COLOR4_BASE 0x028D50
#define R_028D54_CB_COLOR4_PITCH 0x028D54
#define R_028D58_CB_COLOR4_SLICE 0x028D58
#define R_028D5C_CB_COLOR4_VIEW 0x028D5C
#define R_028D60_CB_COLOR4_INFO 0x028D60
#define R_028D64_CB_COLOR4_ATTRIB 0x028D64
#define R_028D68_CB_COLOR4_DCC_CONTROL 0x028D68 /* VI */
#define R_028D6C_CB_COLOR4_CMASK 0x028D6C
#define R_028D70_CB_COLOR4_CMASK_SLICE 0x028D70
#define R_028D74_CB_COLOR4_FMASK 0x028D74
#define R_028D78_CB_COLOR4_FMASK_SLICE 0x028D78
#define R_028D7C_CB_COLOR4_CLEAR_WORD0 0x028D7C
#define R_028D80_CB_COLOR4_CLEAR_WORD1 0x028D80
#define R_028D84_CB_COLOR4_DCC_BASE 0x028D84 /* VI */
#define R_028D8C_CB_COLOR5_BASE 0x028D8C
#define R_028D90_CB_COLOR5_PITCH 0x028D90
#define R_028D94_CB_COLOR5_SLICE 0x028D94
#define R_028D98_CB_COLOR5_VIEW 0x028D98
#define R_028D9C_CB_COLOR5_INFO 0x028D9C
#define R_028DA0_CB_COLOR5_ATTRIB 0x028DA0
#define R_028DA4_CB_COLOR5_DCC_CONTROL 0x028DA4 /* VI */
#define R_028DA8_CB_COLOR5_CMASK 0x028DA8
#define R_028DAC_CB_COLOR5_CMASK_SLICE 0x028DAC
#define R_028DB0_CB_COLOR5_FMASK 0x028DB0
#define R_028DB4_CB_COLOR5_FMASK_SLICE 0x028DB4
#define R_028DB8_CB_COLOR5_CLEAR_WORD0 0x028DB8
#define R_028DBC_CB_COLOR5_CLEAR_WORD1 0x028DBC
#define R_028DC0_CB_COLOR5_DCC_BASE 0x028DC0 /* VI */
#define R_028DC8_CB_COLOR6_BASE 0x028DC8
#define R_028DCC_CB_COLOR6_PITCH 0x028DCC
#define R_028DD0_CB_COLOR6_SLICE 0x028DD0
#define R_028DD4_CB_COLOR6_VIEW 0x028DD4
#define R_028DD8_CB_COLOR6_INFO 0x028DD8
#define R_028DDC_CB_COLOR6_ATTRIB 0x028DDC
#define R_028DE0_CB_COLOR6_DCC_CONTROL 0x028DE0 /* VI */
#define R_028DE4_CB_COLOR6_CMASK 0x028DE4
#define R_028DE8_CB_COLOR6_CMASK_SLICE 0x028DE8
#define R_028DEC_CB_COLOR6_FMASK 0x028DEC
#define R_028DF0_CB_COLOR6_FMASK_SLICE 0x028DF0
#define R_028DF4_CB_COLOR6_CLEAR_WORD0 0x028DF4
#define R_028DF8_CB_COLOR6_CLEAR_WORD1 0x028DF8
#define R_028DFC_CB_COLOR6_DCC_BASE 0x028DFC /* VI */
#define R_028E04_CB_COLOR7_BASE 0x028E04
#define R_028E08_CB_COLOR7_PITCH 0x028E08
#define R_028E0C_CB_COLOR7_SLICE 0x028E0C
#define R_028E10_CB_COLOR7_VIEW 0x028E10
#define R_028E14_CB_COLOR7_INFO 0x028E14
#define R_028E18_CB_COLOR7_ATTRIB 0x028E18
#define R_028E1C_CB_COLOR7_DCC_CONTROL 0x028E1C /* VI */
#define R_028E20_CB_COLOR7_CMASK 0x028E20
#define R_028E24_CB_COLOR7_CMASK_SLICE 0x028E24
#define R_028E28_CB_COLOR7_FMASK 0x028E28
#define R_028E2C_CB_COLOR7_FMASK_SLICE 0x028E2C
#define R_028E30_CB_COLOR7_CLEAR_WORD0 0x028E30
#define R_028E34_CB_COLOR7_CLEAR_WORD1 0x028E34
#define R_028E38_CB_COLOR7_DCC_BASE 0x028E38 /* VI */
/* SI async DMA packets */
#define SI_DMA_PACKET(cmd, sub_cmd, n) ((((cmd) & 0xF) << 28) | \
(((sub_cmd) & 0xFF) << 20) |\
(((n) & 0xFFFFF) << 0))
/* SI async DMA Packet types */
#define SI_DMA_PACKET_WRITE 0x2
#define SI_DMA_PACKET_COPY 0x3
#define SI_DMA_COPY_MAX_SIZE 0xfffe0
#define SI_DMA_COPY_MAX_SIZE_DW 0xffff8
#define SI_DMA_COPY_DWORD_ALIGNED 0x00
#define SI_DMA_COPY_BYTE_ALIGNED 0x40
#define SI_DMA_COPY_TILED 0x8
#define SI_DMA_PACKET_INDIRECT_BUFFER 0x4
#define SI_DMA_PACKET_SEMAPHORE 0x5
#define SI_DMA_PACKET_FENCE 0x6
#define SI_DMA_PACKET_TRAP 0x7
#define SI_DMA_PACKET_SRBM_WRITE 0x9
#define SI_DMA_PACKET_CONSTANT_FILL 0xd
#define SI_DMA_PACKET_NOP 0xf
/* CIK async DMA packets */
#define CIK_SDMA_PACKET(op, sub_op, n) ((((n) & 0xFFFF) << 16) | \
(((sub_op) & 0xFF) << 8) | \
(((op) & 0xFF) << 0))
/* CIK async DMA packet types */
#define CIK_SDMA_OPCODE_NOP 0x0
#define CIK_SDMA_OPCODE_COPY 0x1
#define CIK_SDMA_COPY_SUB_OPCODE_LINEAR 0x0
#define CIK_SDMA_COPY_SUB_OPCODE_TILED 0x1
#define CIK_SDMA_COPY_SUB_OPCODE_SOA 0x3
#define CIK_SDMA_COPY_SUB_OPCODE_LINEAR_SUB_WINDOW 0x4
#define CIK_SDMA_COPY_SUB_OPCODE_TILED_SUB_WINDOW 0x5
#define CIK_SDMA_COPY_SUB_OPCODE_T2T_SUB_WINDOW 0x6
#define CIK_SDMA_OPCODE_WRITE 0x2
#define SDMA_WRITE_SUB_OPCODE_LINEAR 0x0
#define SDMA_WRTIE_SUB_OPCODE_TILED 0x1
#define CIK_SDMA_OPCODE_INDIRECT_BUFFER 0x4
#define CIK_SDMA_PACKET_FENCE 0x5
#define CIK_SDMA_PACKET_TRAP 0x6
#define CIK_SDMA_PACKET_SEMAPHORE 0x7
#define CIK_SDMA_PACKET_CONSTANT_FILL 0xb
#define CIK_SDMA_PACKET_SRBM_WRITE 0xe
#define CIK_SDMA_COPY_MAX_SIZE 0x1fffff
#endif /* _SID_H */
|