blob: edf8edba035cdbc32b1c3bb7ae10f897398e6698 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
|
// DriConf options specific to radeonsi
DRI_CONF_SECTION_QUALITY
DRI_CONF_ADAPTIVE_SYNC("true")
DRI_CONF_SECTION_END
DRI_CONF_SECTION_PERFORMANCE
DRI_CONF_RADEONSI_ENABLE_SISCHED("false")
DRI_CONF_RADEONSI_ASSUME_NO_Z_FIGHTS("false")
DRI_CONF_RADEONSI_COMMUTATIVE_BLEND_ADD("false")
DRI_CONF_RADEONSI_ZERO_ALL_VRAM_ALLOCS("false")
DRI_CONF_SECTION_END
DRI_CONF_SECTION_DEBUG
DRI_CONF_RADEONSI_CLEAR_DB_CACHE_BEFORE_CLEAR("false")
DRI_CONF_RADEONSI_ENABLE_NIR("false")
DRI_CONF_SECTION_END
|