summaryrefslogtreecommitdiffstats
path: root/src/gallium/drivers/radeon/AMDGPU.h
blob: babcf6e8a4c0aed4156258a3955992b1d20fc34f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
//===-- AMDGPU.h - TODO: Add brief description -------===//
//
//                     The LLVM Compiler Infrastructure
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
//===----------------------------------------------------------------------===//
//
// TODO: Add full description
//
//===----------------------------------------------------------------------===//

#ifndef AMDGPU_H
#define AMDGPU_H

#include "AMDGPUTargetMachine.h"
#include "llvm/Support/TargetRegistry.h"
#include "llvm/Target/TargetMachine.h"

namespace llvm {
    class FunctionPass;
    class AMDGPUTargetMachine;

    FunctionPass *createR600CodeEmitterPass(formatted_raw_ostream &OS);
    FunctionPass *createR600LowerShaderInstructionsPass(TargetMachine &tm);
    FunctionPass *createR600LowerInstructionsPass(TargetMachine &tm);

    FunctionPass *createSIAssignInterpRegsPass(TargetMachine &tm);
    FunctionPass *createSIInitMachineFunctionInfoPass(TargetMachine &tm);
    FunctionPass *createSILowerShaderInstructionsPass(TargetMachine &tm);
    FunctionPass *createSIPropagateImmReadsPass(TargetMachine &tm);
    FunctionPass *createSICodeEmitterPass(formatted_raw_ostream &OS);

    FunctionPass *createAMDGPULowerInstructionsPass(TargetMachine &tm);

    FunctionPass *createAMDGPUDelimitInstGroupsPass(TargetMachine &tm);

    FunctionPass *createAMDGPUConvertToISAPass(TargetMachine &tm);

    FunctionPass *createAMDGPUFixRegClassesPass(TargetMachine &tm);

} /* End namespace llvm */
#endif /* AMDGPU_H */