1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
/*
* Copyright 2017 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* on the rights to use, copy, modify, merge, publish, distribute, sub
* license, and/or sell copies of the Software, and to permit persons to whom
* the Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
* THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM,
* DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR
* OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE
* USE OR OTHER DEALINGS IN THE SOFTWARE.
*/
#ifndef IRIS_RESOURCE_H
#define IRIS_RESOURCE_H
#include "pipe/p_state.h"
#include "util/u_inlines.h"
#include "intel/isl/isl.h"
#define IRIS_RESOURCE_FLAG_SHADER_MEMZONE (PIPE_RESOURCE_FLAG_DRV_PRIV << 0)
#define IRIS_RESOURCE_FLAG_SURFACE_MEMZONE (PIPE_RESOURCE_FLAG_DRV_PRIV << 1)
#define IRIS_RESOURCE_FLAG_DYNAMIC_MEMZONE (PIPE_RESOURCE_FLAG_DRV_PRIV << 2)
/**
* Resources represent a GPU buffer object or image (mipmap tree).
*
* They contain the storage (BO) and layout information (ISL surface).
*/
struct iris_resource {
struct pipe_resource base;
enum pipe_format internal_format;
struct isl_surf surf;
struct iris_bo *bo;
};
/**
* A simple <resource, offset> tuple for storing a reference to a
* piece of state stored in a GPU buffer object.
*/
struct iris_state_ref {
struct pipe_resource *res;
uint32_t offset;
};
/**
* Gallium CSO for sampler views (texture views).
*
* In addition to the normal pipe_resource, this adds an ISL view
* which may reinterpret the format or restrict levels/layers.
*
* These can also be linear texture buffers.
*/
struct iris_sampler_view {
struct pipe_sampler_view base;
struct isl_view view;
/** The resource (BO) holding our SURFACE_STATE. */
struct iris_state_ref surface_state;
};
/**
* Gallium CSO for surfaces (framebuffer attachments).
*
* A view of a surface that can be bound to a color render target or
* depth/stencil attachment.
*/
struct iris_surface {
struct pipe_surface base;
struct isl_view view;
/** The resource (BO) holding our SURFACE_STATE. */
struct iris_state_ref surface_state;
};
/**
* Transfer object - information about a buffer mapping.
*/
struct iris_transfer {
struct pipe_transfer base;
struct pipe_debug_callback *dbg;
void *buffer;
void *ptr;
void (*unmap)(struct iris_transfer *);
};
/**
* Unwrap a pipe_resource to get the underlying iris_bo (for convenience).
*/
static inline struct iris_bo *
iris_resource_bo(struct pipe_resource *p_res)
{
struct iris_resource *res = (void *) p_res;
return res->bo;
}
enum isl_format iris_isl_format_for_pipe_format(enum pipe_format pf);
enum isl_format iris_isl_format_for_usage(const struct gen_device_info *,
enum pipe_format,
isl_surf_usage_flags_t usage);
struct pipe_resource *iris_resource_get_separate_stencil(struct pipe_resource *);
void iris_get_depth_stencil_resources(struct pipe_resource *res,
struct iris_resource **out_z,
struct iris_resource **out_s);
void iris_init_screen_resource_functions(struct pipe_screen *pscreen);
#endif
|
