1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
|
/*
* Mesa 3-D graphics library
*
* Copyright (C) 2012-2013 LunarG, Inc.
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included
* in all copies or substantial portions of the Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
* DEALINGS IN THE SOFTWARE.
*
* Authors:
* Chia-I Wu <olv@lunarg.com>
*/
#include "util/u_surface.h"
#include "util/u_transfer.h"
#include "util/u_format_etc.h"
#include "ilo_blit.h"
#include "ilo_cp.h"
#include "ilo_context.h"
#include "ilo_resource.h"
#include "ilo_state.h"
#include "ilo_transfer.h"
/*
* For buffers that are not busy, we want to map/unmap them directly. For
* those that are busy, we have to worry about synchronization. We could wait
* for GPU to finish, but there are cases where we could avoid waiting.
*
* - When PIPE_TRANSFER_DISCARD_WHOLE_RESOURCE is set, the contents of the
* buffer can be discarded. We can replace the backing bo by a new one of
* the same size (renaming).
* - When PIPE_TRANSFER_DISCARD_RANGE is set, the contents of the mapped
* range can be discarded. We can allocate and map a staging bo on
* mapping, and (pipelined-)copy it over to the real bo on unmapping.
* - When PIPE_TRANSFER_FLUSH_EXPLICIT is set, there is no reading and only
* flushed regions need to be written. We can still allocate and map a
* staging bo, but should copy only the flushed regions over.
*
* However, there are other flags to consider.
*
* - When PIPE_TRANSFER_UNSYNCHRONIZED is set, we do not need to worry about
* synchronization at all on mapping.
* - When PIPE_TRANSFER_MAP_DIRECTLY is set, no staging area is allowed.
* - When PIPE_TRANSFER_DONTBLOCK is set, we should fail if we have to block.
*
* These also apply to textures, except that we may additionally need to do
* format conversion or tiling/untiling.
*/
/**
* Return a transfer method suitable for the usage. The returned method will
* correctly block when the resource is busy.
*/
static bool
resource_get_transfer_method(struct pipe_resource *res, unsigned usage,
enum ilo_transfer_map_method *method)
{
const struct ilo_screen *is = ilo_screen(res->screen);
enum ilo_transfer_map_method m;
bool tiled;
if (res->target == PIPE_BUFFER) {
tiled = false;
}
else {
struct ilo_texture *tex = ilo_texture(res);
bool need_convert = true;
/* we may need to convert on the fly */
if (tex->separate_s8 || tex->bo_format == PIPE_FORMAT_S8_UINT)
m = ILO_TRANSFER_MAP_SW_ZS;
else if (tex->bo_format != tex->base.format)
m = ILO_TRANSFER_MAP_SW_CONVERT;
else
need_convert = false;
if (need_convert) {
if (usage & PIPE_TRANSFER_MAP_DIRECTLY)
return false;
*method = m;
return true;
}
tiled = (tex->tiling != INTEL_TILING_NONE);
}
if (tiled)
m = ILO_TRANSFER_MAP_GTT; /* to have a linear view */
else if (is->dev.has_llc)
m = ILO_TRANSFER_MAP_CPU; /* fast and mostly coherent */
else if (usage & PIPE_TRANSFER_READ)
m = ILO_TRANSFER_MAP_CPU; /* gtt read is too slow */
else
m = ILO_TRANSFER_MAP_GTT;
*method = m;
return true;
}
/**
* Return the bo of the resource.
*/
static struct intel_bo *
resource_get_bo(struct pipe_resource *res)
{
return (res->target == PIPE_BUFFER) ?
ilo_buffer(res)->bo : ilo_texture(res)->bo;
}
/**
* Rename the bo of the resource.
*/
static bool
resource_rename_bo(struct pipe_resource *res)
{
return (res->target == PIPE_BUFFER) ?
ilo_buffer_rename_bo(ilo_buffer(res)) :
ilo_texture_rename_bo(ilo_texture(res));
}
/**
* Return true if usage allows the use of staging bo to avoid blocking.
*/
static bool
usage_allows_staging_bo(unsigned usage)
{
/* do we know how to write the data back to the resource? */
const unsigned can_writeback = (PIPE_TRANSFER_DISCARD_WHOLE_RESOURCE |
PIPE_TRANSFER_DISCARD_RANGE |
PIPE_TRANSFER_FLUSH_EXPLICIT);
const unsigned reasons_against = (PIPE_TRANSFER_READ |
PIPE_TRANSFER_MAP_DIRECTLY);
return (usage & can_writeback) && !(usage & reasons_against);
}
/**
* Use an alternative transfer method or rename the resource to unblock an
* otherwise blocking transfer.
*/
static bool
xfer_unblock(struct ilo_transfer *xfer, bool *resource_renamed)
{
struct pipe_resource *res = xfer->base.resource;
bool unblocked = false, renamed = false;
switch (xfer->method) {
case ILO_TRANSFER_MAP_CPU:
case ILO_TRANSFER_MAP_GTT:
if (xfer->base.usage & PIPE_TRANSFER_UNSYNCHRONIZED) {
xfer->method = ILO_TRANSFER_MAP_UNSYNC;
unblocked = true;
}
else if ((xfer->base.usage & PIPE_TRANSFER_DISCARD_WHOLE_RESOURCE) &&
resource_rename_bo(res)) {
renamed = true;
unblocked = true;
}
else if (usage_allows_staging_bo(xfer->base.usage)) {
/* TODO */
}
break;
case ILO_TRANSFER_MAP_UNSYNC:
unblocked = true;
break;
default:
break;
}
*resource_renamed = renamed;
return unblocked;
}
static bool
is_bo_busy(struct ilo_context *ilo, struct intel_bo *bo, bool *need_flush)
{
const bool referenced = intel_bo_has_reloc(ilo->cp->bo, bo);
if (need_flush)
*need_flush = referenced;
if (referenced)
return true;
return intel_bo_is_busy(bo);
}
static void *
map_bo_for_transfer(struct ilo_context *ilo, struct intel_bo *bo,
const struct ilo_transfer *xfer)
{
void *ptr;
switch (xfer->method) {
case ILO_TRANSFER_MAP_CPU:
ptr = intel_bo_map(bo, (xfer->base.usage & PIPE_TRANSFER_WRITE));
break;
case ILO_TRANSFER_MAP_GTT:
ptr = intel_bo_map_gtt(bo);
break;
case ILO_TRANSFER_MAP_UNSYNC:
ptr = intel_bo_map_unsynchronized(bo);
break;
default:
assert(!"unknown mapping method");
ptr = NULL;
break;
}
return ptr;
}
/**
* Choose the best mapping method, depending on the transfer usage and whether
* the bo is busy.
*/
static bool
choose_transfer_method(struct ilo_context *ilo, struct ilo_transfer *xfer)
{
struct pipe_resource *res = xfer->base.resource;
bool need_flush;
if (!resource_get_transfer_method(res, xfer->base.usage, &xfer->method))
return false;
/* see if we can avoid blocking */
if (is_bo_busy(ilo, resource_get_bo(res), &need_flush)) {
bool resource_renamed;
if (!xfer_unblock(xfer, &resource_renamed)) {
if (xfer->base.usage & PIPE_TRANSFER_DONTBLOCK)
return false;
/* flush to make bo really busy so that map() correctly blocks */
if (need_flush)
ilo_cp_flush(ilo->cp, "syncing for transfers");
}
if (resource_renamed)
ilo_mark_states_with_resource_dirty(ilo, res);
}
return true;
}
static void
tex_get_box_origin(const struct ilo_texture *tex,
unsigned level, unsigned slice,
const struct pipe_box *box,
unsigned *mem_x, unsigned *mem_y)
{
const struct ilo_texture_slice *s =
ilo_texture_get_slice(tex, level, slice + box->z);
unsigned x, y;
x = s->x + box->x;
y = s->y + box->y;
assert(x % tex->block_width == 0 && y % tex->block_height == 0);
*mem_x = x / tex->block_width * tex->block_size;
*mem_y = y / tex->block_height;
}
static unsigned
tex_get_box_offset(const struct ilo_texture *tex, unsigned level,
const struct pipe_box *box)
{
unsigned mem_x, mem_y;
tex_get_box_origin(tex, level, 0, box, &mem_x, &mem_y);
return mem_y * tex->bo_stride + mem_x;
}
static unsigned
tex_get_slice_stride(const struct ilo_texture *tex, unsigned level)
{
const struct ilo_texture_slice *s0, *s1;
unsigned qpitch;
/* there is no 3D array texture */
assert(tex->base.array_size == 1 || tex->base.depth0 == 1);
if (tex->base.array_size == 1) {
/* non-array, non-3D */
if (tex->base.depth0 == 1)
return 0;
/* only the first level has a fixed slice stride */
if (level > 0) {
assert(!"no slice stride for 3D texture with level > 0");
return 0;
}
}
s0 = ilo_texture_get_slice(tex, level, 0);
s1 = ilo_texture_get_slice(tex, level, 1);
qpitch = s1->y - s0->y;
assert(qpitch % tex->block_height == 0);
return (qpitch / tex->block_height) * tex->bo_stride;
}
static unsigned
tex_tile_x_swizzle(unsigned addr)
{
/*
* From the Ivy Bridge PRM, volume 1 part 2, page 24:
*
* "As shown in the tiling algorithm, the new address bit[6] should be:
*
* Address bit[6] <= TiledAddr bit[6] XOR
* TiledAddr bit[9] XOR
* TiledAddr bit[10]"
*/
return addr ^ (((addr >> 3) ^ (addr >> 4)) & 0x40);
}
static unsigned
tex_tile_y_swizzle(unsigned addr)
{
/*
* From the Ivy Bridge PRM, volume 1 part 2, page 24:
*
* "As shown in the tiling algorithm, The new address bit[6] becomes:
*
* Address bit[6] <= TiledAddr bit[6] XOR
* TiledAddr bit[9]"
*/
return addr ^ ((addr >> 3) & 0x40);
}
static unsigned
tex_tile_x_offset(unsigned mem_x, unsigned mem_y,
unsigned tiles_per_row, bool swizzle)
{
/*
* From the Sandy Bridge PRM, volume 1 part 2, page 21, we know that a
* X-major tile has 8 rows and 32 OWord columns (512 bytes). Tiles in the
* tiled region are numbered in row-major order, starting from zero. The
* tile number can thus be calculated as follows:
*
* tile = (mem_y / 8) * tiles_per_row + (mem_x / 512)
*
* OWords in that tile are also numbered in row-major order, starting from
* zero. The OWord number can thus be calculated as follows:
*
* oword = (mem_y % 8) * 32 + ((mem_x % 512) / 16)
*
* and the tiled offset is
*
* offset = tile * 4096 + oword * 16 + (mem_x % 16)
* = tile * 4096 + (mem_y % 8) * 512 + (mem_x % 512)
*/
unsigned tile, offset;
tile = (mem_y >> 3) * tiles_per_row + (mem_x >> 9);
offset = tile << 12 | (mem_y & 0x7) << 9 | (mem_x & 0x1ff);
return (swizzle) ? tex_tile_x_swizzle(offset) : offset;
}
static unsigned
tex_tile_y_offset(unsigned mem_x, unsigned mem_y,
unsigned tiles_per_row, bool swizzle)
{
/*
* From the Sandy Bridge PRM, volume 1 part 2, page 22, we know that a
* Y-major tile has 32 rows and 8 OWord columns (128 bytes). Tiles in the
* tiled region are numbered in row-major order, starting from zero. The
* tile number can thus be calculated as follows:
*
* tile = (mem_y / 32) * tiles_per_row + (mem_x / 128)
*
* OWords in that tile are numbered in column-major order, starting from
* zero. The OWord number can thus be calculated as follows:
*
* oword = ((mem_x % 128) / 16) * 32 + (mem_y % 32)
*
* and the tiled offset is
*
* offset = tile * 4096 + oword * 16 + (mem_x % 16)
*/
unsigned tile, oword, offset;
tile = (mem_y >> 5) * tiles_per_row + (mem_x >> 7);
oword = (mem_x & 0x70) << 1 | (mem_y & 0x1f);
offset = tile << 12 | oword << 4 | (mem_x & 0xf);
return (swizzle) ? tex_tile_y_swizzle(offset) : offset;
}
static unsigned
tex_tile_w_offset(unsigned mem_x, unsigned mem_y,
unsigned tiles_per_row, bool swizzle)
{
/*
* From the Sandy Bridge PRM, volume 1 part 2, page 23, we know that a
* W-major tile has 8 8x8-block rows and 8 8x8-block columns. Tiles in the
* tiled region are numbered in row-major order, starting from zero. The
* tile number can thus be calculated as follows:
*
* tile = (mem_y / 64) * tiles_per_row + (mem_x / 64)
*
* 8x8-blocks in that tile are numbered in column-major order, starting
* from zero. The 8x8-block number can thus be calculated as follows:
*
* blk8 = ((mem_x % 64) / 8) * 8 + ((mem_y % 64) / 8)
*
* Each 8x8-block is divided into 4 4x4-blocks, in row-major order. Each
* 4x4-block is further divided into 4 2x2-blocks, also in row-major order.
* We have
*
* blk4 = (((mem_y % 64) / 4) & 1) * 2 + (((mem_x % 64) / 4) & 1)
* blk2 = (((mem_y % 64) / 2) & 1) * 2 + (((mem_x % 64) / 2) & 1)
* blk1 = (((mem_y % 64) ) & 1) * 2 + (((mem_x % 64) ) & 1)
*
* and the tiled offset is
*
* offset = tile * 4096 + blk8 * 64 + blk4 * 16 + blk2 * 4 + blk1
*/
unsigned tile, blk8, blk4, blk2, blk1, offset;
tile = (mem_y >> 6) * tiles_per_row + (mem_x >> 6);
blk8 = ((mem_x >> 3) & 0x7) << 3 | ((mem_y >> 3) & 0x7);
blk4 = ((mem_y >> 2) & 0x1) << 1 | ((mem_x >> 2) & 0x1);
blk2 = ((mem_y >> 1) & 0x1) << 1 | ((mem_x >> 1) & 0x1);
blk1 = ((mem_y ) & 0x1) << 1 | ((mem_x ) & 0x1);
offset = tile << 12 | blk8 << 6 | blk4 << 4 | blk2 << 2 | blk1;
return (swizzle) ? tex_tile_y_swizzle(offset) : offset;
}
static unsigned
tex_tile_none_offset(unsigned mem_x, unsigned mem_y,
unsigned tiles_per_row, bool swizzle)
{
return mem_y * tiles_per_row + mem_x;
}
typedef unsigned (*tex_tile_offset_func)(unsigned mem_x, unsigned mem_y,
unsigned tiles_per_row,
bool swizzle);
static tex_tile_offset_func
tex_tile_choose_offset_func(const struct ilo_texture *tex,
unsigned *tiles_per_row)
{
switch (tex->tiling) {
case INTEL_TILING_X:
*tiles_per_row = tex->bo_stride / 512;
return tex_tile_x_offset;
case INTEL_TILING_Y:
*tiles_per_row = tex->bo_stride / 128;
return tex_tile_y_offset;
case INTEL_TILING_NONE:
default:
/* W-tiling */
if (tex->bo_format == PIPE_FORMAT_S8_UINT) {
*tiles_per_row = tex->bo_stride / 64;
return tex_tile_w_offset;
}
else {
*tiles_per_row = tex->bo_stride;
return tex_tile_none_offset;
}
}
}
static void *
tex_staging_sys_map_bo(const struct ilo_context *ilo,
struct ilo_texture *tex,
bool for_read_back, bool linear_view)
{
const bool prefer_cpu = (ilo->dev->has_llc || for_read_back);
void *ptr;
if (prefer_cpu && (tex->tiling == INTEL_TILING_NONE || !linear_view))
ptr = intel_bo_map(tex->bo, !for_read_back);
else
ptr = intel_bo_map_gtt(tex->bo);
return ptr;
}
static void
tex_staging_sys_unmap_bo(const struct ilo_context *ilo,
const struct ilo_texture *tex)
{
intel_bo_unmap(tex->bo);
}
static bool
tex_staging_sys_zs_read(struct ilo_context *ilo,
struct ilo_texture *tex,
const struct ilo_transfer *xfer)
{
const bool swizzle = ilo->dev->has_address_swizzling;
const struct pipe_box *box = &xfer->base.box;
const uint8_t *src;
tex_tile_offset_func tile_offset;
unsigned tiles_per_row;
int slice;
src = tex_staging_sys_map_bo(ilo, tex, true, false);
if (!src)
return false;
tile_offset = tex_tile_choose_offset_func(tex, &tiles_per_row);
assert(tex->block_width == 1 && tex->block_height == 1);
if (tex->separate_s8) {
struct ilo_texture *s8_tex = tex->separate_s8;
const uint8_t *s8_src;
tex_tile_offset_func s8_tile_offset;
unsigned s8_tiles_per_row;
int dst_cpp, dst_s8_pos, src_cpp_used;
s8_src = tex_staging_sys_map_bo(ilo, s8_tex, true, false);
if (!s8_src) {
tex_staging_sys_unmap_bo(ilo, tex);
return false;
}
s8_tile_offset = tex_tile_choose_offset_func(s8_tex, &s8_tiles_per_row);
if (tex->base.format == PIPE_FORMAT_Z24_UNORM_S8_UINT) {
assert(tex->bo_format == PIPE_FORMAT_Z24X8_UNORM);
dst_cpp = 4;
dst_s8_pos = 3;
src_cpp_used = 3;
}
else {
assert(tex->base.format == PIPE_FORMAT_Z32_FLOAT_S8X24_UINT);
assert(tex->bo_format == PIPE_FORMAT_Z32_FLOAT);
dst_cpp = 8;
dst_s8_pos = 4;
src_cpp_used = 4;
}
for (slice = 0; slice < box->depth; slice++) {
unsigned mem_x, mem_y, s8_mem_x, s8_mem_y;
uint8_t *dst;
int i, j;
tex_get_box_origin(tex, xfer->base.level, slice,
box, &mem_x, &mem_y);
tex_get_box_origin(s8_tex, xfer->base.level, slice,
box, &s8_mem_x, &s8_mem_y);
dst = xfer->staging_sys + xfer->base.layer_stride * slice;
for (i = 0; i < box->height; i++) {
unsigned x = mem_x, s8_x = s8_mem_x;
uint8_t *d = dst;
for (j = 0; j < box->width; j++) {
const unsigned offset =
tile_offset(x, mem_y, tiles_per_row, swizzle);
const unsigned s8_offset =
s8_tile_offset(s8_x, s8_mem_y, s8_tiles_per_row, swizzle);
memcpy(d, src + offset, src_cpp_used);
d[dst_s8_pos] = s8_src[s8_offset];
d += dst_cpp;
x += tex->block_size;
s8_x++;
}
dst += xfer->base.stride;
mem_y++;
s8_mem_y++;
}
}
tex_staging_sys_unmap_bo(ilo, s8_tex);
}
else {
assert(tex->bo_format == PIPE_FORMAT_S8_UINT);
for (slice = 0; slice < box->depth; slice++) {
unsigned mem_x, mem_y;
uint8_t *dst;
int i, j;
tex_get_box_origin(tex, xfer->base.level, slice,
box, &mem_x, &mem_y);
dst = xfer->staging_sys + xfer->base.layer_stride * slice;
for (i = 0; i < box->height; i++) {
unsigned x = mem_x;
uint8_t *d = dst;
for (j = 0; j < box->width; j++) {
const unsigned offset =
tile_offset(x, mem_y, tiles_per_row, swizzle);
*d = src[offset];
d++;
x++;
}
dst += xfer->base.stride;
mem_y++;
}
}
}
tex_staging_sys_unmap_bo(ilo, tex);
return true;
}
static bool
tex_staging_sys_zs_write(struct ilo_context *ilo,
struct ilo_texture *tex,
const struct ilo_transfer *xfer)
{
const bool swizzle = ilo->dev->has_address_swizzling;
const struct pipe_box *box = &xfer->base.box;
uint8_t *dst;
tex_tile_offset_func tile_offset;
unsigned tiles_per_row;
int slice;
dst = tex_staging_sys_map_bo(ilo, tex, false, false);
if (!dst)
return false;
tile_offset = tex_tile_choose_offset_func(tex, &tiles_per_row);
assert(tex->block_width == 1 && tex->block_height == 1);
if (tex->separate_s8) {
struct ilo_texture *s8_tex = tex->separate_s8;
uint8_t *s8_dst;
tex_tile_offset_func s8_tile_offset;
unsigned s8_tiles_per_row;
int src_cpp, src_s8_pos, dst_cpp_used;
s8_dst = tex_staging_sys_map_bo(ilo, s8_tex, false, false);
if (!s8_dst) {
tex_staging_sys_unmap_bo(ilo, s8_tex);
return false;
}
s8_tile_offset = tex_tile_choose_offset_func(s8_tex, &s8_tiles_per_row);
if (tex->base.format == PIPE_FORMAT_Z24_UNORM_S8_UINT) {
assert(tex->bo_format == PIPE_FORMAT_Z24X8_UNORM);
src_cpp = 4;
src_s8_pos = 3;
dst_cpp_used = 3;
}
else {
assert(tex->base.format == PIPE_FORMAT_Z32_FLOAT_S8X24_UINT);
assert(tex->bo_format == PIPE_FORMAT_Z32_FLOAT);
src_cpp = 8;
src_s8_pos = 4;
dst_cpp_used = 4;
}
for (slice = 0; slice < box->depth; slice++) {
unsigned mem_x, mem_y, s8_mem_x, s8_mem_y;
const uint8_t *src;
int i, j;
tex_get_box_origin(tex, xfer->base.level, slice,
box, &mem_x, &mem_y);
tex_get_box_origin(s8_tex, xfer->base.level, slice,
box, &s8_mem_x, &s8_mem_y);
src = xfer->staging_sys + xfer->base.layer_stride * slice;
for (i = 0; i < box->height; i++) {
unsigned x = mem_x, s8_x = s8_mem_x;
const uint8_t *s = src;
for (j = 0; j < box->width; j++) {
const unsigned offset =
tile_offset(x, mem_y, tiles_per_row, swizzle);
const unsigned s8_offset =
s8_tile_offset(s8_x, s8_mem_y, s8_tiles_per_row, swizzle);
memcpy(dst + offset, s, dst_cpp_used);
s8_dst[s8_offset] = s[src_s8_pos];
s += src_cpp;
x += tex->block_size;
s8_x++;
}
src += xfer->base.stride;
mem_y++;
s8_mem_y++;
}
}
tex_staging_sys_unmap_bo(ilo, s8_tex);
}
else {
assert(tex->bo_format == PIPE_FORMAT_S8_UINT);
for (slice = 0; slice < box->depth; slice++) {
unsigned mem_x, mem_y;
const uint8_t *src;
int i, j;
tex_get_box_origin(tex, xfer->base.level, slice,
box, &mem_x, &mem_y);
src = xfer->staging_sys + xfer->base.layer_stride * slice;
for (i = 0; i < box->height; i++) {
unsigned x = mem_x;
const uint8_t *s = src;
for (j = 0; j < box->width; j++) {
const unsigned offset =
tile_offset(x, mem_y, tiles_per_row, swizzle);
dst[offset] = *s;
s++;
x++;
}
src += xfer->base.stride;
mem_y++;
}
}
}
tex_staging_sys_unmap_bo(ilo, tex);
return true;
}
static bool
tex_staging_sys_convert_write(struct ilo_context *ilo,
struct ilo_texture *tex,
const struct ilo_transfer *xfer)
{
const struct pipe_box *box = &xfer->base.box;
unsigned dst_slice_stride;
void *dst;
int slice;
dst = tex_staging_sys_map_bo(ilo, tex, false, true);
if (!dst)
return false;
dst += tex_get_box_offset(tex, xfer->base.level, box);
/* slice stride is not always available */
if (box->depth > 1)
dst_slice_stride = tex_get_slice_stride(tex, xfer->base.level);
else
dst_slice_stride = 0;
if (unlikely(tex->bo_format == tex->base.format)) {
util_copy_box(dst, tex->bo_format, tex->bo_stride, dst_slice_stride,
0, 0, 0, box->width, box->height, box->depth,
xfer->staging_sys, xfer->base.stride, xfer->base.layer_stride,
0, 0, 0);
tex_staging_sys_unmap_bo(ilo, tex);
return true;
}
switch (tex->base.format) {
case PIPE_FORMAT_ETC1_RGB8:
assert(tex->bo_format == PIPE_FORMAT_R8G8B8X8_UNORM);
for (slice = 0; slice < box->depth; slice++) {
const void *src =
xfer->staging_sys + xfer->base.layer_stride * slice;
util_format_etc1_rgb8_unpack_rgba_8unorm(dst,
tex->bo_stride, src, xfer->base.stride,
box->width, box->height);
dst += dst_slice_stride;
}
break;
default:
assert(!"unable to convert the staging data");
break;
}
tex_staging_sys_unmap_bo(ilo, tex);
return true;
}
static void
tex_staging_sys_unmap(struct ilo_context *ilo,
struct ilo_texture *tex,
struct ilo_transfer *xfer)
{
bool success;
if (!(xfer->base.usage & PIPE_TRANSFER_WRITE)) {
FREE(xfer->staging_sys);
return;
}
switch (xfer->method) {
case ILO_TRANSFER_MAP_SW_CONVERT:
success = tex_staging_sys_convert_write(ilo, tex, xfer);
break;
case ILO_TRANSFER_MAP_SW_ZS:
success = tex_staging_sys_zs_write(ilo, tex, xfer);
break;
default:
assert(!"unknown mapping method");
success = false;
break;
}
if (!success)
ilo_err("failed to map resource for moving staging data\n");
FREE(xfer->staging_sys);
}
static bool
tex_staging_sys_map(struct ilo_context *ilo,
struct ilo_texture *tex,
struct ilo_transfer *xfer)
{
const struct pipe_box *box = &xfer->base.box;
const size_t stride = util_format_get_stride(tex->base.format, box->width);
const size_t size =
util_format_get_2d_size(tex->base.format, stride, box->height);
bool read_back = false, success;
xfer->staging_sys = MALLOC(size * box->depth);
if (!xfer->staging_sys)
return false;
xfer->base.stride = stride;
xfer->base.layer_stride = size;
xfer->ptr = xfer->staging_sys;
/* see if we need to read the resource back */
if (xfer->base.usage & PIPE_TRANSFER_READ) {
read_back = true;
}
else if (xfer->base.usage & PIPE_TRANSFER_WRITE) {
const unsigned discard_flags =
(PIPE_TRANSFER_DISCARD_RANGE | PIPE_TRANSFER_DISCARD_WHOLE_RESOURCE);
if (!(xfer->base.usage & discard_flags))
read_back = true;
}
if (!read_back)
return true;
switch (xfer->method) {
case ILO_TRANSFER_MAP_SW_CONVERT:
assert(!"no on-the-fly format conversion for mapping");
success = false;
break;
case ILO_TRANSFER_MAP_SW_ZS:
success = tex_staging_sys_zs_read(ilo, tex, xfer);
break;
default:
assert(!"unknown mapping method");
success = false;
break;
}
return success;
}
static void
tex_direct_unmap(struct ilo_context *ilo,
struct ilo_texture *tex,
struct ilo_transfer *xfer)
{
intel_bo_unmap(tex->bo);
}
static bool
tex_direct_map(struct ilo_context *ilo,
struct ilo_texture *tex,
struct ilo_transfer *xfer)
{
xfer->ptr = map_bo_for_transfer(ilo, tex->bo, xfer);
if (!xfer->ptr)
return false;
xfer->ptr += tex_get_box_offset(tex, xfer->base.level, &xfer->base.box);
/* note that stride is for a block row, not a texel row */
xfer->base.stride = tex->bo_stride;
/* slice stride is not always available */
if (xfer->base.box.depth > 1)
xfer->base.layer_stride = tex_get_slice_stride(tex, xfer->base.level);
else
xfer->base.layer_stride = 0;
return true;
}
static bool
tex_map(struct ilo_context *ilo, struct ilo_transfer *xfer)
{
struct ilo_texture *tex = ilo_texture(xfer->base.resource);
bool success;
if (!choose_transfer_method(ilo, xfer))
return false;
switch (xfer->method) {
case ILO_TRANSFER_MAP_CPU:
case ILO_TRANSFER_MAP_GTT:
case ILO_TRANSFER_MAP_UNSYNC:
success = tex_direct_map(ilo, tex, xfer);
break;
case ILO_TRANSFER_MAP_SW_CONVERT:
case ILO_TRANSFER_MAP_SW_ZS:
success = tex_staging_sys_map(ilo, tex, xfer);
break;
default:
assert(!"unknown mapping method");
success = false;
break;
}
return success;
}
static void
tex_unmap(struct ilo_context *ilo, struct ilo_transfer *xfer)
{
struct ilo_texture *tex = ilo_texture(xfer->base.resource);
switch (xfer->method) {
case ILO_TRANSFER_MAP_CPU:
case ILO_TRANSFER_MAP_GTT:
case ILO_TRANSFER_MAP_UNSYNC:
tex_direct_unmap(ilo, tex, xfer);
break;
case ILO_TRANSFER_MAP_SW_CONVERT:
case ILO_TRANSFER_MAP_SW_ZS:
tex_staging_sys_unmap(ilo, tex, xfer);
break;
default:
assert(!"unknown mapping method");
break;
}
}
static bool
buf_map(struct ilo_context *ilo, struct ilo_transfer *xfer)
{
struct ilo_buffer *buf = ilo_buffer(xfer->base.resource);
if (!choose_transfer_method(ilo, xfer))
return false;
xfer->ptr = map_bo_for_transfer(ilo, buf->bo, xfer);
if (!xfer->ptr)
return false;
assert(xfer->base.level == 0);
assert(xfer->base.box.y == 0);
assert(xfer->base.box.z == 0);
assert(xfer->base.box.height == 1);
assert(xfer->base.box.depth == 1);
xfer->ptr += xfer->base.box.x;
xfer->base.stride = 0;
xfer->base.layer_stride = 0;
return true;
}
static void
buf_unmap(struct ilo_context *ilo, struct ilo_transfer *xfer)
{
struct ilo_buffer *buf = ilo_buffer(xfer->base.resource);
intel_bo_unmap(buf->bo);
}
static void
buf_pwrite(struct ilo_context *ilo, struct ilo_buffer *buf,
unsigned usage, int offset, int size, const void *data)
{
bool need_flush;
/* see if we can avoid stalling */
if (is_bo_busy(ilo, buf->bo, &need_flush)) {
bool will_stall = true;
if (usage & PIPE_TRANSFER_DISCARD_WHOLE_RESOURCE) {
/* old data not needed so discard the old bo to avoid stalling */
if (ilo_buffer_rename_bo(buf)) {
ilo_mark_states_with_resource_dirty(ilo, &buf->base);
will_stall = false;
}
}
else {
/*
* We could allocate a temporary bo to hold the data and emit
* pipelined copy blit to move them to buf->bo. But for now, do
* nothing.
*/
}
/* flush to make bo busy (so that pwrite() stalls as it should be) */
if (will_stall && need_flush)
ilo_cp_flush(ilo->cp, "syncing for pwrites");
}
intel_bo_pwrite(buf->bo, offset, size, data);
}
static void
ilo_transfer_flush_region(struct pipe_context *pipe,
struct pipe_transfer *transfer,
const struct pipe_box *box)
{
}
static void
ilo_transfer_unmap(struct pipe_context *pipe,
struct pipe_transfer *transfer)
{
struct ilo_context *ilo = ilo_context(pipe);
struct ilo_transfer *xfer = ilo_transfer(transfer);
if (xfer->base.resource->target == PIPE_BUFFER)
buf_unmap(ilo, xfer);
else
tex_unmap(ilo, xfer);
pipe_resource_reference(&xfer->base.resource, NULL);
util_slab_free(&ilo->transfer_mempool, xfer);
}
static void *
ilo_transfer_map(struct pipe_context *pipe,
struct pipe_resource *res,
unsigned level,
unsigned usage,
const struct pipe_box *box,
struct pipe_transfer **transfer)
{
struct ilo_context *ilo = ilo_context(pipe);
struct ilo_transfer *xfer;
bool success;
xfer = util_slab_alloc(&ilo->transfer_mempool);
if (!xfer) {
*transfer = NULL;
return NULL;
}
xfer->base.resource = NULL;
pipe_resource_reference(&xfer->base.resource, res);
xfer->base.level = level;
xfer->base.usage = usage;
xfer->base.box = *box;
ilo_blit_resolve_transfer(ilo, &xfer->base);
if (res->target == PIPE_BUFFER)
success = buf_map(ilo, xfer);
else
success = tex_map(ilo, xfer);
if (!success) {
pipe_resource_reference(&xfer->base.resource, NULL);
util_slab_free(&ilo->transfer_mempool, xfer);
*transfer = NULL;
return NULL;
}
*transfer = &xfer->base;
return xfer->ptr;
}
static void
ilo_transfer_inline_write(struct pipe_context *pipe,
struct pipe_resource *res,
unsigned level,
unsigned usage,
const struct pipe_box *box,
const void *data,
unsigned stride,
unsigned layer_stride)
{
if (likely(res->target == PIPE_BUFFER) &&
!(usage & PIPE_TRANSFER_UNSYNCHRONIZED)) {
/* they should specify just an offset and a size */
assert(level == 0);
assert(box->y == 0);
assert(box->z == 0);
assert(box->height == 1);
assert(box->depth == 1);
buf_pwrite(ilo_context(pipe), ilo_buffer(res),
usage, box->x, box->width, data);
}
else {
u_default_transfer_inline_write(pipe, res,
level, usage, box, data, stride, layer_stride);
}
}
/**
* Initialize transfer-related functions.
*/
void
ilo_init_transfer_functions(struct ilo_context *ilo)
{
ilo->base.transfer_map = ilo_transfer_map;
ilo->base.transfer_flush_region = ilo_transfer_flush_region;
ilo->base.transfer_unmap = ilo_transfer_unmap;
ilo->base.transfer_inline_write = ilo_transfer_inline_write;
}
|