1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
|
#ifndef STATE_3D_XML
#define STATE_3D_XML
/* Autogenerated file, DO NOT EDIT manually!
This file was generated by the rules-ng-ng headergen tool in this git repository:
http://0x04.net/cgit/index.cgi/rules-ng-ng
git clone git://0x04.net/rules-ng-ng
The rules-ng-ng source files this header was generated from are:
- state.xml ( 19792 bytes, from 2016-11-16 18:54:37)
- common.xml ( 23422 bytes, from 2016-11-16 18:54:37)
- state_hi.xml ( 25653 bytes, from 2016-10-02 14:26:13)
- copyright.xml ( 1597 bytes, from 2016-10-02 14:26:13)
- state_2d.xml ( 51552 bytes, from 2016-10-02 14:26:13)
- state_3d.xml ( 57579 bytes, from 2016-11-16 18:54:37)
- state_vg.xml ( 5975 bytes, from 2016-10-02 14:26:13)
Copyright (C) 2012-2016 by the following authors:
- Wladimir J. van der Laan <laanwj@gmail.com>
- Christian Gmeiner <christian.gmeiner@gmail.com>
- Lucas Stach <l.stach@pengutronix.de>
- Russell King <rmk@arm.linux.org.uk>
Permission is hereby granted, free of charge, to any person obtaining a
copy of this software and associated documentation files (the "Software"),
to deal in the Software without restriction, including without limitation
the rights to use, copy, modify, merge, publish, distribute, sub license,
and/or sell copies of the Software, and to permit persons to whom the
Software is furnished to do so, subject to the following conditions:
The above copyright notice and this permission notice (including the
next paragraph) shall be included in all copies or substantial portions
of the Software.
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
DEALINGS IN THE SOFTWARE.
*/
#define COMPARE_FUNC_NEVER 0x00000000
#define COMPARE_FUNC_LESS 0x00000001
#define COMPARE_FUNC_EQUAL 0x00000002
#define COMPARE_FUNC_LEQUAL 0x00000003
#define COMPARE_FUNC_GREATER 0x00000004
#define COMPARE_FUNC_NOTEQUAL 0x00000005
#define COMPARE_FUNC_GEQUAL 0x00000006
#define COMPARE_FUNC_ALWAYS 0x00000007
#define STENCIL_OP_KEEP 0x00000000
#define STENCIL_OP_ZERO 0x00000001
#define STENCIL_OP_REPLACE 0x00000002
#define STENCIL_OP_INCR 0x00000003
#define STENCIL_OP_DECR 0x00000004
#define STENCIL_OP_INVERT 0x00000005
#define STENCIL_OP_INCR_WRAP 0x00000006
#define STENCIL_OP_DECR_WRAP 0x00000007
#define BLEND_EQ_ADD 0x00000000
#define BLEND_EQ_SUBTRACT 0x00000001
#define BLEND_EQ_REVERSE_SUBTRACT 0x00000002
#define BLEND_EQ_MIN 0x00000003
#define BLEND_EQ_MAX 0x00000004
#define BLEND_FUNC_ZERO 0x00000000
#define BLEND_FUNC_ONE 0x00000001
#define BLEND_FUNC_SRC_COLOR 0x00000002
#define BLEND_FUNC_ONE_MINUS_SRC_COLOR 0x00000003
#define BLEND_FUNC_SRC_ALPHA 0x00000004
#define BLEND_FUNC_ONE_MINUS_SRC_ALPHA 0x00000005
#define BLEND_FUNC_DST_ALPHA 0x00000006
#define BLEND_FUNC_ONE_MINUS_DST_ALPHA 0x00000007
#define BLEND_FUNC_DST_COLOR 0x00000008
#define BLEND_FUNC_ONE_MINUS_DST_COLOR 0x00000009
#define BLEND_FUNC_SRC_ALPHA_SATURATE 0x0000000a
#define BLEND_FUNC_CONSTANT_ALPHA 0x0000000b
#define BLEND_FUNC_ONE_MINUS_CONSTANT_ALPHA 0x0000000c
#define BLEND_FUNC_CONSTANT_COLOR 0x0000000d
#define BLEND_FUNC_ONE_MINUS_CONSTANT_COLOR 0x0000000e
#define RS_FORMAT_X4R4G4B4 0x00000000
#define RS_FORMAT_A4R4G4B4 0x00000001
#define RS_FORMAT_X1R5G5B5 0x00000002
#define RS_FORMAT_A1R5G5B5 0x00000003
#define RS_FORMAT_R5G6B5 0x00000004
#define RS_FORMAT_X8R8G8B8 0x00000005
#define RS_FORMAT_A8R8G8B8 0x00000006
#define RS_FORMAT_YUY2 0x00000007
#define TEXTURE_FORMAT_NONE 0x00000000
#define TEXTURE_FORMAT_A8 0x00000001
#define TEXTURE_FORMAT_L8 0x00000002
#define TEXTURE_FORMAT_I8 0x00000003
#define TEXTURE_FORMAT_A8L8 0x00000004
#define TEXTURE_FORMAT_A4R4G4B4 0x00000005
#define TEXTURE_FORMAT_X4R4G4B4 0x00000006
#define TEXTURE_FORMAT_A8R8G8B8 0x00000007
#define TEXTURE_FORMAT_X8R8G8B8 0x00000008
#define TEXTURE_FORMAT_A8B8G8R8 0x00000009
#define TEXTURE_FORMAT_X8B8G8R8 0x0000000a
#define TEXTURE_FORMAT_R5G6B5 0x0000000b
#define TEXTURE_FORMAT_A1R5G5B5 0x0000000c
#define TEXTURE_FORMAT_X1R5G5B5 0x0000000d
#define TEXTURE_FORMAT_YUY2 0x0000000e
#define TEXTURE_FORMAT_UYVY 0x0000000f
#define TEXTURE_FORMAT_D16 0x00000010
#define TEXTURE_FORMAT_D24S8 0x00000011
#define TEXTURE_FORMAT_DXT1 0x00000013
#define TEXTURE_FORMAT_DXT2_DXT3 0x00000014
#define TEXTURE_FORMAT_DXT4_DXT5 0x00000015
#define TEXTURE_FORMAT_ETC1 0x0000001e
#define TEXTURE_FORMAT_EXT_NONE 0x00000000
#define TEXTURE_FORMAT_EXT_A16F 0x00000007
#define TEXTURE_FORMAT_EXT_A16L16F 0x00000008
#define TEXTURE_FORMAT_EXT_A16B16G16R16F 0x00000009
#define TEXTURE_FORMAT_EXT_A32F 0x0000000a
#define TEXTURE_FORMAT_EXT_A32L32F 0x0000000b
#define TEXTURE_FORMAT_EXT_A2B10G10R10 0x0000000c
#define TEXTURE_FILTER_NONE 0x00000000
#define TEXTURE_FILTER_NEAREST 0x00000001
#define TEXTURE_FILTER_LINEAR 0x00000002
#define TEXTURE_FILTER_ANISOTROPIC 0x00000003
#define TEXTURE_TYPE_NONE 0x00000000
#define TEXTURE_TYPE_2D 0x00000002
#define TEXTURE_TYPE_CUBE_MAP 0x00000005
#define TEXTURE_WRAPMODE_REPEAT 0x00000000
#define TEXTURE_WRAPMODE_MIRRORED_REPEAT 0x00000001
#define TEXTURE_WRAPMODE_CLAMP_TO_EDGE 0x00000002
#define TEXTURE_FACE_POS_X 0x00000000
#define TEXTURE_FACE_NEG_X 0x00000001
#define TEXTURE_FACE_POS_Y 0x00000002
#define TEXTURE_FACE_NEG_Y 0x00000003
#define TEXTURE_FACE_POS_Z 0x00000004
#define TEXTURE_FACE_NEG_Z 0x00000005
#define TEXTURE_SWIZZLE_RED 0x00000000
#define TEXTURE_SWIZZLE_GREEN 0x00000001
#define TEXTURE_SWIZZLE_BLUE 0x00000002
#define TEXTURE_SWIZZLE_ALPHA 0x00000003
#define TEXTURE_SWIZZLE_ZERO 0x00000004
#define TEXTURE_SWIZZLE_ONE 0x00000005
#define TEXTURE_HALIGN_FOUR 0x00000000
#define TEXTURE_HALIGN_SIXTEEN 0x00000001
#define TEXTURE_HALIGN_SUPER_TILED 0x00000002
#define TEXTURE_HALIGN_SPLIT_TILED 0x00000003
#define TEXTURE_HALIGN_SPLIT_SUPER_TILED 0x00000004
#define LOGIC_OP_CLEAR 0x00000000
#define LOGIC_OP_NOR 0x00000001
#define LOGIC_OP_AND_INVERTED 0x00000002
#define LOGIC_OP_COPY_INVERTED 0x00000003
#define LOGIC_OP_AND_REVERSE 0x00000004
#define LOGIC_OP_INVERT 0x00000005
#define LOGIC_OP_XOR 0x00000006
#define LOGIC_OP_NAND 0x00000007
#define LOGIC_OP_AND 0x00000008
#define LOGIC_OP_EQUIV 0x00000009
#define LOGIC_OP_NOOP 0x0000000a
#define LOGIC_OP_OR_INVERTED 0x0000000b
#define LOGIC_OP_COPY 0x0000000c
#define LOGIC_OP_OR_REVERSE 0x0000000d
#define LOGIC_OP_OR 0x0000000e
#define LOGIC_OP_SET 0x0000000f
#define VIVS_VS 0x00000000
#define VIVS_VS_END_PC 0x00000800
#define VIVS_VS_OUTPUT_COUNT 0x00000804
#define VIVS_VS_INPUT_COUNT 0x00000808
#define VIVS_VS_INPUT_COUNT_COUNT__MASK 0x0000000f
#define VIVS_VS_INPUT_COUNT_COUNT__SHIFT 0
#define VIVS_VS_INPUT_COUNT_COUNT(x) (((x) << VIVS_VS_INPUT_COUNT_COUNT__SHIFT) & VIVS_VS_INPUT_COUNT_COUNT__MASK)
#define VIVS_VS_INPUT_COUNT_UNK8__MASK 0x00001f00
#define VIVS_VS_INPUT_COUNT_UNK8__SHIFT 8
#define VIVS_VS_INPUT_COUNT_UNK8(x) (((x) << VIVS_VS_INPUT_COUNT_UNK8__SHIFT) & VIVS_VS_INPUT_COUNT_UNK8__MASK)
#define VIVS_VS_TEMP_REGISTER_CONTROL 0x0000080c
#define VIVS_VS_TEMP_REGISTER_CONTROL_NUM_TEMPS__MASK 0x0000003f
#define VIVS_VS_TEMP_REGISTER_CONTROL_NUM_TEMPS__SHIFT 0
#define VIVS_VS_TEMP_REGISTER_CONTROL_NUM_TEMPS(x) (((x) << VIVS_VS_TEMP_REGISTER_CONTROL_NUM_TEMPS__SHIFT) & VIVS_VS_TEMP_REGISTER_CONTROL_NUM_TEMPS__MASK)
#define VIVS_VS_OUTPUT(i0) (0x00000810 + 0x4*(i0))
#define VIVS_VS_OUTPUT__ESIZE 0x00000004
#define VIVS_VS_OUTPUT__LEN 0x00000004
#define VIVS_VS_OUTPUT_O0__MASK 0x000000ff
#define VIVS_VS_OUTPUT_O0__SHIFT 0
#define VIVS_VS_OUTPUT_O0(x) (((x) << VIVS_VS_OUTPUT_O0__SHIFT) & VIVS_VS_OUTPUT_O0__MASK)
#define VIVS_VS_OUTPUT_O1__MASK 0x0000ff00
#define VIVS_VS_OUTPUT_O1__SHIFT 8
#define VIVS_VS_OUTPUT_O1(x) (((x) << VIVS_VS_OUTPUT_O1__SHIFT) & VIVS_VS_OUTPUT_O1__MASK)
#define VIVS_VS_OUTPUT_O2__MASK 0x00ff0000
#define VIVS_VS_OUTPUT_O2__SHIFT 16
#define VIVS_VS_OUTPUT_O2(x) (((x) << VIVS_VS_OUTPUT_O2__SHIFT) & VIVS_VS_OUTPUT_O2__MASK)
#define VIVS_VS_OUTPUT_O3__MASK 0xff000000
#define VIVS_VS_OUTPUT_O3__SHIFT 24
#define VIVS_VS_OUTPUT_O3(x) (((x) << VIVS_VS_OUTPUT_O3__SHIFT) & VIVS_VS_OUTPUT_O3__MASK)
#define VIVS_VS_INPUT(i0) (0x00000820 + 0x4*(i0))
#define VIVS_VS_INPUT__ESIZE 0x00000004
#define VIVS_VS_INPUT__LEN 0x00000004
#define VIVS_VS_INPUT_I0__MASK 0x000000ff
#define VIVS_VS_INPUT_I0__SHIFT 0
#define VIVS_VS_INPUT_I0(x) (((x) << VIVS_VS_INPUT_I0__SHIFT) & VIVS_VS_INPUT_I0__MASK)
#define VIVS_VS_INPUT_I1__MASK 0x0000ff00
#define VIVS_VS_INPUT_I1__SHIFT 8
#define VIVS_VS_INPUT_I1(x) (((x) << VIVS_VS_INPUT_I1__SHIFT) & VIVS_VS_INPUT_I1__MASK)
#define VIVS_VS_INPUT_I2__MASK 0x00ff0000
#define VIVS_VS_INPUT_I2__SHIFT 16
#define VIVS_VS_INPUT_I2(x) (((x) << VIVS_VS_INPUT_I2__SHIFT) & VIVS_VS_INPUT_I2__MASK)
#define VIVS_VS_INPUT_I3__MASK 0xff000000
#define VIVS_VS_INPUT_I3__SHIFT 24
#define VIVS_VS_INPUT_I3(x) (((x) << VIVS_VS_INPUT_I3__SHIFT) & VIVS_VS_INPUT_I3__MASK)
#define VIVS_VS_LOAD_BALANCING 0x00000830
#define VIVS_VS_LOAD_BALANCING_A__MASK 0x000000ff
#define VIVS_VS_LOAD_BALANCING_A__SHIFT 0
#define VIVS_VS_LOAD_BALANCING_A(x) (((x) << VIVS_VS_LOAD_BALANCING_A__SHIFT) & VIVS_VS_LOAD_BALANCING_A__MASK)
#define VIVS_VS_LOAD_BALANCING_B__MASK 0x0000ff00
#define VIVS_VS_LOAD_BALANCING_B__SHIFT 8
#define VIVS_VS_LOAD_BALANCING_B(x) (((x) << VIVS_VS_LOAD_BALANCING_B__SHIFT) & VIVS_VS_LOAD_BALANCING_B__MASK)
#define VIVS_VS_LOAD_BALANCING_C__MASK 0x00ff0000
#define VIVS_VS_LOAD_BALANCING_C__SHIFT 16
#define VIVS_VS_LOAD_BALANCING_C(x) (((x) << VIVS_VS_LOAD_BALANCING_C__SHIFT) & VIVS_VS_LOAD_BALANCING_C__MASK)
#define VIVS_VS_LOAD_BALANCING_D__MASK 0xff000000
#define VIVS_VS_LOAD_BALANCING_D__SHIFT 24
#define VIVS_VS_LOAD_BALANCING_D(x) (((x) << VIVS_VS_LOAD_BALANCING_D__SHIFT) & VIVS_VS_LOAD_BALANCING_D__MASK)
#define VIVS_VS_PERF_COUNTER 0x00000834
#define VIVS_VS_START_PC 0x00000838
#define VIVS_VS_UNK00850 0x00000850
#define VIVS_VS_UNK00854 0x00000854
#define VIVS_VS_UNK00858 0x00000858
#define VIVS_VS_RANGE 0x0000085c
#define VIVS_VS_RANGE_LOW__MASK 0x0000ffff
#define VIVS_VS_RANGE_LOW__SHIFT 0
#define VIVS_VS_RANGE_LOW(x) (((x) << VIVS_VS_RANGE_LOW__SHIFT) & VIVS_VS_RANGE_LOW__MASK)
#define VIVS_VS_RANGE_HIGH__MASK 0xffff0000
#define VIVS_VS_RANGE_HIGH__SHIFT 16
#define VIVS_VS_RANGE_HIGH(x) (((x) << VIVS_VS_RANGE_HIGH__SHIFT) & VIVS_VS_RANGE_HIGH__MASK)
#define VIVS_VS_NEW_UNK00860 0x00000860
#define VIVS_VS_UNK00864 0x00000864
#define VIVS_VS_UNK00868 0x00000868
#define VIVS_VS_UNK0086C 0x0000086c
#define VIVS_VS_INST_MEM(i0) (0x00004000 + 0x4*(i0))
#define VIVS_VS_INST_MEM__ESIZE 0x00000004
#define VIVS_VS_INST_MEM__LEN 0x00000400
#define VIVS_VS_UNIFORMS(i0) (0x00005000 + 0x4*(i0))
#define VIVS_VS_UNIFORMS__ESIZE 0x00000004
#define VIVS_VS_UNIFORMS__LEN 0x00000400
#define VIVS_CL 0x00000000
#define VIVS_CL_CONFIG 0x00000900
#define VIVS_CL_CONFIG_DIMENSIONS__MASK 0x00000003
#define VIVS_CL_CONFIG_DIMENSIONS__SHIFT 0
#define VIVS_CL_CONFIG_DIMENSIONS(x) (((x) << VIVS_CL_CONFIG_DIMENSIONS__SHIFT) & VIVS_CL_CONFIG_DIMENSIONS__MASK)
#define VIVS_CL_CONFIG_TRAVERSE_ORDER__MASK 0x00000070
#define VIVS_CL_CONFIG_TRAVERSE_ORDER__SHIFT 4
#define VIVS_CL_CONFIG_TRAVERSE_ORDER(x) (((x) << VIVS_CL_CONFIG_TRAVERSE_ORDER__SHIFT) & VIVS_CL_CONFIG_TRAVERSE_ORDER__MASK)
#define VIVS_CL_CONFIG_ENABLE_SWATH_X 0x00000100
#define VIVS_CL_CONFIG_ENABLE_SWATH_Y 0x00000200
#define VIVS_CL_CONFIG_ENABLE_SWATH_Z 0x00000400
#define VIVS_CL_CONFIG_SWATH_SIZE_X__MASK 0x0000f000
#define VIVS_CL_CONFIG_SWATH_SIZE_X__SHIFT 12
#define VIVS_CL_CONFIG_SWATH_SIZE_X(x) (((x) << VIVS_CL_CONFIG_SWATH_SIZE_X__SHIFT) & VIVS_CL_CONFIG_SWATH_SIZE_X__MASK)
#define VIVS_CL_CONFIG_SWATH_SIZE_Y__MASK 0x000f0000
#define VIVS_CL_CONFIG_SWATH_SIZE_Y__SHIFT 16
#define VIVS_CL_CONFIG_SWATH_SIZE_Y(x) (((x) << VIVS_CL_CONFIG_SWATH_SIZE_Y__SHIFT) & VIVS_CL_CONFIG_SWATH_SIZE_Y__MASK)
#define VIVS_CL_CONFIG_SWATH_SIZE_Z__MASK 0x00f00000
#define VIVS_CL_CONFIG_SWATH_SIZE_Z__SHIFT 20
#define VIVS_CL_CONFIG_SWATH_SIZE_Z(x) (((x) << VIVS_CL_CONFIG_SWATH_SIZE_Z__SHIFT) & VIVS_CL_CONFIG_SWATH_SIZE_Z__MASK)
#define VIVS_CL_CONFIG_VALUE_ORDER__MASK 0x07000000
#define VIVS_CL_CONFIG_VALUE_ORDER__SHIFT 24
#define VIVS_CL_CONFIG_VALUE_ORDER(x) (((x) << VIVS_CL_CONFIG_VALUE_ORDER__SHIFT) & VIVS_CL_CONFIG_VALUE_ORDER__MASK)
#define VIVS_CL_GLOBAL_X 0x00000904
#define VIVS_CL_GLOBAL_X_SIZE__MASK 0x0000ffff
#define VIVS_CL_GLOBAL_X_SIZE__SHIFT 0
#define VIVS_CL_GLOBAL_X_SIZE(x) (((x) << VIVS_CL_GLOBAL_X_SIZE__SHIFT) & VIVS_CL_GLOBAL_X_SIZE__MASK)
#define VIVS_CL_GLOBAL_X_OFFSET__MASK 0xffff0000
#define VIVS_CL_GLOBAL_X_OFFSET__SHIFT 16
#define VIVS_CL_GLOBAL_X_OFFSET(x) (((x) << VIVS_CL_GLOBAL_X_OFFSET__SHIFT) & VIVS_CL_GLOBAL_X_OFFSET__MASK)
#define VIVS_CL_GLOBAL_Y 0x00000908
#define VIVS_CL_GLOBAL_Y_SIZE__MASK 0x0000ffff
#define VIVS_CL_GLOBAL_Y_SIZE__SHIFT 0
#define VIVS_CL_GLOBAL_Y_SIZE(x) (((x) << VIVS_CL_GLOBAL_Y_SIZE__SHIFT) & VIVS_CL_GLOBAL_Y_SIZE__MASK)
#define VIVS_CL_GLOBAL_Y_OFFSET__MASK 0xffff0000
#define VIVS_CL_GLOBAL_Y_OFFSET__SHIFT 16
#define VIVS_CL_GLOBAL_Y_OFFSET(x) (((x) << VIVS_CL_GLOBAL_Y_OFFSET__SHIFT) & VIVS_CL_GLOBAL_Y_OFFSET__MASK)
#define VIVS_CL_GLOBAL_Z 0x0000090c
#define VIVS_CL_GLOBAL_Z_SIZE__MASK 0x0000ffff
#define VIVS_CL_GLOBAL_Z_SIZE__SHIFT 0
#define VIVS_CL_GLOBAL_Z_SIZE(x) (((x) << VIVS_CL_GLOBAL_Z_SIZE__SHIFT) & VIVS_CL_GLOBAL_Z_SIZE__MASK)
#define VIVS_CL_GLOBAL_Z_OFFSET__MASK 0xffff0000
#define VIVS_CL_GLOBAL_Z_OFFSET__SHIFT 16
#define VIVS_CL_GLOBAL_Z_OFFSET(x) (((x) << VIVS_CL_GLOBAL_Z_OFFSET__SHIFT) & VIVS_CL_GLOBAL_Z_OFFSET__MASK)
#define VIVS_CL_WORKGROUP_X 0x00000910
#define VIVS_CL_WORKGROUP_X_SIZE__MASK 0x000003ff
#define VIVS_CL_WORKGROUP_X_SIZE__SHIFT 0
#define VIVS_CL_WORKGROUP_X_SIZE(x) (((x) << VIVS_CL_WORKGROUP_X_SIZE__SHIFT) & VIVS_CL_WORKGROUP_X_SIZE__MASK)
#define VIVS_CL_WORKGROUP_X_COUNT__MASK 0xffff0000
#define VIVS_CL_WORKGROUP_X_COUNT__SHIFT 16
#define VIVS_CL_WORKGROUP_X_COUNT(x) (((x) << VIVS_CL_WORKGROUP_X_COUNT__SHIFT) & VIVS_CL_WORKGROUP_X_COUNT__MASK)
#define VIVS_CL_WORKGROUP_Y 0x00000914
#define VIVS_CL_WORKGROUP_Y_SIZE__MASK 0x000003ff
#define VIVS_CL_WORKGROUP_Y_SIZE__SHIFT 0
#define VIVS_CL_WORKGROUP_Y_SIZE(x) (((x) << VIVS_CL_WORKGROUP_Y_SIZE__SHIFT) & VIVS_CL_WORKGROUP_Y_SIZE__MASK)
#define VIVS_CL_WORKGROUP_Y_COUNT__MASK 0xffff0000
#define VIVS_CL_WORKGROUP_Y_COUNT__SHIFT 16
#define VIVS_CL_WORKGROUP_Y_COUNT(x) (((x) << VIVS_CL_WORKGROUP_Y_COUNT__SHIFT) & VIVS_CL_WORKGROUP_Y_COUNT__MASK)
#define VIVS_CL_WORKGROUP_Z 0x00000918
#define VIVS_CL_WORKGROUP_Z_SIZE__MASK 0x000003ff
#define VIVS_CL_WORKGROUP_Z_SIZE__SHIFT 0
#define VIVS_CL_WORKGROUP_Z_SIZE(x) (((x) << VIVS_CL_WORKGROUP_Z_SIZE__SHIFT) & VIVS_CL_WORKGROUP_Z_SIZE__MASK)
#define VIVS_CL_WORKGROUP_Z_COUNT__MASK 0xffff0000
#define VIVS_CL_WORKGROUP_Z_COUNT__SHIFT 16
#define VIVS_CL_WORKGROUP_Z_COUNT(x) (((x) << VIVS_CL_WORKGROUP_Z_COUNT__SHIFT) & VIVS_CL_WORKGROUP_Z_COUNT__MASK)
#define VIVS_CL_THREAD_ALLOCATION 0x0000091c
#define VIVS_CL_KICKER 0x00000920
#define VIVS_CL_UNK00924 0x00000924
#define VIVS_PA 0x00000000
#define VIVS_PA_VIEWPORT_SCALE_X 0x00000a00
#define VIVS_PA_VIEWPORT_SCALE_Y 0x00000a04
#define VIVS_PA_VIEWPORT_SCALE_Z 0x00000a08
#define VIVS_PA_VIEWPORT_OFFSET_X 0x00000a0c
#define VIVS_PA_VIEWPORT_OFFSET_Y 0x00000a10
#define VIVS_PA_VIEWPORT_OFFSET_Z 0x00000a14
#define VIVS_PA_LINE_WIDTH 0x00000a18
#define VIVS_PA_POINT_SIZE 0x00000a1c
#define VIVS_PA_SYSTEM_MODE 0x00000a28
#define VIVS_PA_SYSTEM_MODE_UNK0 0x00000001
#define VIVS_PA_SYSTEM_MODE_UNK4 0x00000010
#define VIVS_PA_W_CLIP_LIMIT 0x00000a2c
#define VIVS_PA_ATTRIBUTE_ELEMENT_COUNT 0x00000a30
#define VIVS_PA_ATTRIBUTE_ELEMENT_COUNT_UNK0__MASK 0x000000ff
#define VIVS_PA_ATTRIBUTE_ELEMENT_COUNT_UNK0__SHIFT 0
#define VIVS_PA_ATTRIBUTE_ELEMENT_COUNT_UNK0(x) (((x) << VIVS_PA_ATTRIBUTE_ELEMENT_COUNT_UNK0__SHIFT) & VIVS_PA_ATTRIBUTE_ELEMENT_COUNT_UNK0__MASK)
#define VIVS_PA_ATTRIBUTE_ELEMENT_COUNT_COUNT__MASK 0x0000ff00
#define VIVS_PA_ATTRIBUTE_ELEMENT_COUNT_COUNT__SHIFT 8
#define VIVS_PA_ATTRIBUTE_ELEMENT_COUNT_COUNT(x) (((x) << VIVS_PA_ATTRIBUTE_ELEMENT_COUNT_COUNT__SHIFT) & VIVS_PA_ATTRIBUTE_ELEMENT_COUNT_COUNT__MASK)
#define VIVS_PA_CONFIG 0x00000a34
#define VIVS_PA_CONFIG_POINT_SIZE_ENABLE 0x00000004
#define VIVS_PA_CONFIG_POINT_SIZE_ENABLE_MASK 0x00000008
#define VIVS_PA_CONFIG_POINT_SPRITE_ENABLE 0x00000010
#define VIVS_PA_CONFIG_POINT_SPRITE_ENABLE_MASK 0x00000020
#define VIVS_PA_CONFIG_CULL_FACE_MODE__MASK 0x00000300
#define VIVS_PA_CONFIG_CULL_FACE_MODE__SHIFT 8
#define VIVS_PA_CONFIG_CULL_FACE_MODE_OFF 0x00000000
#define VIVS_PA_CONFIG_CULL_FACE_MODE_CW 0x00000100
#define VIVS_PA_CONFIG_CULL_FACE_MODE_CCW 0x00000200
#define VIVS_PA_CONFIG_CULL_FACE_MODE_MASK 0x00000400
#define VIVS_PA_CONFIG_FILL_MODE__MASK 0x00003000
#define VIVS_PA_CONFIG_FILL_MODE__SHIFT 12
#define VIVS_PA_CONFIG_FILL_MODE_POINT 0x00000000
#define VIVS_PA_CONFIG_FILL_MODE_WIREFRAME 0x00001000
#define VIVS_PA_CONFIG_FILL_MODE_SOLID 0x00002000
#define VIVS_PA_CONFIG_FILL_MODE_MASK 0x00004000
#define VIVS_PA_CONFIG_SHADE_MODEL__MASK 0x00030000
#define VIVS_PA_CONFIG_SHADE_MODEL__SHIFT 16
#define VIVS_PA_CONFIG_SHADE_MODEL_FLAT 0x00000000
#define VIVS_PA_CONFIG_SHADE_MODEL_SMOOTH 0x00010000
#define VIVS_PA_CONFIG_SHADE_MODEL_MASK 0x00040000
#define VIVS_PA_CONFIG_WIDE_LINE 0x00400000
#define VIVS_PA_CONFIG_WIDE_LINE_MASK 0x00800000
#define VIVS_PA_WIDE_LINE_WIDTH0 0x00000a38
#define VIVS_PA_WIDE_LINE_WIDTH1 0x00000a3c
#define VIVS_PA_SHADER_ATTRIBUTES(i0) (0x00000a40 + 0x4*(i0))
#define VIVS_PA_SHADER_ATTRIBUTES__ESIZE 0x00000004
#define VIVS_PA_SHADER_ATTRIBUTES__LEN 0x0000000a
#define VIVS_PA_SHADER_ATTRIBUTES_BYPASS_FLAT 0x00000001
#define VIVS_PA_SHADER_ATTRIBUTES_UNK4__MASK 0x000000f0
#define VIVS_PA_SHADER_ATTRIBUTES_UNK4__SHIFT 4
#define VIVS_PA_SHADER_ATTRIBUTES_UNK4(x) (((x) << VIVS_PA_SHADER_ATTRIBUTES_UNK4__SHIFT) & VIVS_PA_SHADER_ATTRIBUTES_UNK4__MASK)
#define VIVS_PA_SHADER_ATTRIBUTES_UNK8__MASK 0x00000f00
#define VIVS_PA_SHADER_ATTRIBUTES_UNK8__SHIFT 8
#define VIVS_PA_SHADER_ATTRIBUTES_UNK8(x) (((x) << VIVS_PA_SHADER_ATTRIBUTES_UNK8__SHIFT) & VIVS_PA_SHADER_ATTRIBUTES_UNK8__MASK)
#define VIVS_PA_VIEWPORT_UNK00A80 0x00000a80
#define VIVS_PA_VIEWPORT_UNK00A84 0x00000a84
#define VIVS_PA_FLAGS 0x00000a88
#define VIVS_PA_FLAGS_UNK24 0x01000000
#define VIVS_PA_FLAGS_ZCONVERT_BYPASS 0x40000000
#define VIVS_PA_ZFARCLIPPING 0x00000a8c
#define VIVS_SE 0x00000000
#define VIVS_SE_SCISSOR_LEFT 0x00000c00
#define VIVS_SE_SCISSOR_TOP 0x00000c04
#define VIVS_SE_SCISSOR_RIGHT 0x00000c08
#define VIVS_SE_SCISSOR_BOTTOM 0x00000c0c
#define VIVS_SE_DEPTH_SCALE 0x00000c10
#define VIVS_SE_DEPTH_BIAS 0x00000c14
#define VIVS_SE_CONFIG 0x00000c18
#define VIVS_SE_CONFIG_LAST_PIXEL_ENABLE 0x00000001
#define VIVS_SE_UNK00C1C 0x00000c1c
#define VIVS_SE_CLIP_RIGHT 0x00000c20
#define VIVS_SE_CLIP_BOTTOM 0x00000c24
#define VIVS_RA 0x00000000
#define VIVS_RA_CONTROL 0x00000e00
#define VIVS_RA_CONTROL_UNK0 0x00000001
#define VIVS_RA_CONTROL_LAST_VARYING_2X 0x00000002
#define VIVS_RA_MULTISAMPLE_UNK00E04 0x00000e04
#define VIVS_RA_EARLY_DEPTH 0x00000e08
#define VIVS_RA_UNK00E0C 0x00000e0c
#define VIVS_RA_MULTISAMPLE_UNK00E10(i0) (0x00000e10 + 0x4*(i0))
#define VIVS_RA_MULTISAMPLE_UNK00E10__ESIZE 0x00000004
#define VIVS_RA_MULTISAMPLE_UNK00E10__LEN 0x00000004
#define VIVS_RA_HDEPTH_CONTROL 0x00000e20
#define VIVS_RA_HDEPTH_CONTROL_UNK0 0x00000001
#define VIVS_RA_HDEPTH_CONTROL_COMPARE__MASK 0x00007000
#define VIVS_RA_HDEPTH_CONTROL_COMPARE__SHIFT 12
#define VIVS_RA_HDEPTH_CONTROL_COMPARE(x) (((x) << VIVS_RA_HDEPTH_CONTROL_COMPARE__SHIFT) & VIVS_RA_HDEPTH_CONTROL_COMPARE__MASK)
#define VIVS_RA_CENTROID_TABLE(i0) (0x00000e40 + 0x4*(i0))
#define VIVS_RA_CENTROID_TABLE__ESIZE 0x00000004
#define VIVS_RA_CENTROID_TABLE__LEN 0x00000010
#define VIVS_PS 0x00000000
#define VIVS_PS_END_PC 0x00001000
#define VIVS_PS_OUTPUT_REG 0x00001004
#define VIVS_PS_INPUT_COUNT 0x00001008
#define VIVS_PS_INPUT_COUNT_COUNT__MASK 0x0000000f
#define VIVS_PS_INPUT_COUNT_COUNT__SHIFT 0
#define VIVS_PS_INPUT_COUNT_COUNT(x) (((x) << VIVS_PS_INPUT_COUNT_COUNT__SHIFT) & VIVS_PS_INPUT_COUNT_COUNT__MASK)
#define VIVS_PS_INPUT_COUNT_UNK8__MASK 0x00001f00
#define VIVS_PS_INPUT_COUNT_UNK8__SHIFT 8
#define VIVS_PS_INPUT_COUNT_UNK8(x) (((x) << VIVS_PS_INPUT_COUNT_UNK8__SHIFT) & VIVS_PS_INPUT_COUNT_UNK8__MASK)
#define VIVS_PS_TEMP_REGISTER_CONTROL 0x0000100c
#define VIVS_PS_TEMP_REGISTER_CONTROL_NUM_TEMPS__MASK 0x0000003f
#define VIVS_PS_TEMP_REGISTER_CONTROL_NUM_TEMPS__SHIFT 0
#define VIVS_PS_TEMP_REGISTER_CONTROL_NUM_TEMPS(x) (((x) << VIVS_PS_TEMP_REGISTER_CONTROL_NUM_TEMPS__SHIFT) & VIVS_PS_TEMP_REGISTER_CONTROL_NUM_TEMPS__MASK)
#define VIVS_PS_CONTROL 0x00001010
#define VIVS_PS_CONTROL_BYPASS 0x00000001
#define VIVS_PS_CONTROL_UNK1 0x00000002
#define VIVS_PS_PERF_COUNTER 0x00001014
#define VIVS_PS_START_PC 0x00001018
#define VIVS_PS_RANGE 0x0000101c
#define VIVS_PS_RANGE_LOW__MASK 0x0000ffff
#define VIVS_PS_RANGE_LOW__SHIFT 0
#define VIVS_PS_RANGE_LOW(x) (((x) << VIVS_PS_RANGE_LOW__SHIFT) & VIVS_PS_RANGE_LOW__MASK)
#define VIVS_PS_RANGE_HIGH__MASK 0xffff0000
#define VIVS_PS_RANGE_HIGH__SHIFT 16
#define VIVS_PS_RANGE_HIGH(x) (((x) << VIVS_PS_RANGE_HIGH__SHIFT) & VIVS_PS_RANGE_HIGH__MASK)
#define VIVS_PS_UNK01024 0x00001024
#define VIVS_PS_UNK01028 0x00001028
#define VIVS_PS_UNK01030 0x00001030
#define VIVS_PS_INST_MEM(i0) (0x00006000 + 0x4*(i0))
#define VIVS_PS_INST_MEM__ESIZE 0x00000004
#define VIVS_PS_INST_MEM__LEN 0x00000400
#define VIVS_PS_UNIFORMS(i0) (0x00007000 + 0x4*(i0))
#define VIVS_PS_UNIFORMS__ESIZE 0x00000004
#define VIVS_PS_UNIFORMS__LEN 0x00000400
#define VIVS_PE 0x00000000
#define VIVS_PE_DEPTH_CONFIG 0x00001400
#define VIVS_PE_DEPTH_CONFIG_DEPTH_MODE__MASK 0x00000003
#define VIVS_PE_DEPTH_CONFIG_DEPTH_MODE__SHIFT 0
#define VIVS_PE_DEPTH_CONFIG_DEPTH_MODE_NONE 0x00000000
#define VIVS_PE_DEPTH_CONFIG_DEPTH_MODE_Z 0x00000001
#define VIVS_PE_DEPTH_CONFIG_DEPTH_MODE_W 0x00000002
#define VIVS_PE_DEPTH_CONFIG_DEPTH_MODE_MASK 0x00000008
#define VIVS_PE_DEPTH_CONFIG_DEPTH_FORMAT__MASK 0x00000010
#define VIVS_PE_DEPTH_CONFIG_DEPTH_FORMAT__SHIFT 4
#define VIVS_PE_DEPTH_CONFIG_DEPTH_FORMAT_D16 0x00000000
#define VIVS_PE_DEPTH_CONFIG_DEPTH_FORMAT_D24S8 0x00000010
#define VIVS_PE_DEPTH_CONFIG_DEPTH_FORMAT_MASK 0x00000020
#define VIVS_PE_DEPTH_CONFIG_DEPTH_FUNC__MASK 0x00000700
#define VIVS_PE_DEPTH_CONFIG_DEPTH_FUNC__SHIFT 8
#define VIVS_PE_DEPTH_CONFIG_DEPTH_FUNC(x) (((x) << VIVS_PE_DEPTH_CONFIG_DEPTH_FUNC__SHIFT) & VIVS_PE_DEPTH_CONFIG_DEPTH_FUNC__MASK)
#define VIVS_PE_DEPTH_CONFIG_DEPTH_FUNC_MASK 0x00000800
#define VIVS_PE_DEPTH_CONFIG_WRITE_ENABLE 0x00001000
#define VIVS_PE_DEPTH_CONFIG_WRITE_ENABLE_MASK 0x00002000
#define VIVS_PE_DEPTH_CONFIG_EARLY_Z 0x00010000
#define VIVS_PE_DEPTH_CONFIG_EARLY_Z_MASK 0x00020000
#define VIVS_PE_DEPTH_CONFIG_UNK18 0x00040000
#define VIVS_PE_DEPTH_CONFIG_ONLY_DEPTH 0x00100000
#define VIVS_PE_DEPTH_CONFIG_ONLY_DEPTH_MASK 0x00200000
#define VIVS_PE_DEPTH_CONFIG_DISABLE_ZS 0x01000000
#define VIVS_PE_DEPTH_CONFIG_DISABLE_ZS_MASK 0x02000000
#define VIVS_PE_DEPTH_CONFIG_SUPER_TILED 0x04000000
#define VIVS_PE_DEPTH_CONFIG_SUPER_TILED_MASK 0x08000000
#define VIVS_PE_DEPTH_NEAR 0x00001404
#define VIVS_PE_DEPTH_FAR 0x00001408
#define VIVS_PE_DEPTH_NORMALIZE 0x0000140c
#define VIVS_PE_DEPTH_ADDR 0x00001410
#define VIVS_PE_DEPTH_STRIDE 0x00001414
#define VIVS_PE_STENCIL_OP 0x00001418
#define VIVS_PE_STENCIL_OP_FUNC_FRONT__MASK 0x00000007
#define VIVS_PE_STENCIL_OP_FUNC_FRONT__SHIFT 0
#define VIVS_PE_STENCIL_OP_FUNC_FRONT(x) (((x) << VIVS_PE_STENCIL_OP_FUNC_FRONT__SHIFT) & VIVS_PE_STENCIL_OP_FUNC_FRONT__MASK)
#define VIVS_PE_STENCIL_OP_FUNC_FRONT_MASK 0x00000008
#define VIVS_PE_STENCIL_OP_PASS_FRONT__MASK 0x00000070
#define VIVS_PE_STENCIL_OP_PASS_FRONT__SHIFT 4
#define VIVS_PE_STENCIL_OP_PASS_FRONT(x) (((x) << VIVS_PE_STENCIL_OP_PASS_FRONT__SHIFT) & VIVS_PE_STENCIL_OP_PASS_FRONT__MASK)
#define VIVS_PE_STENCIL_OP_PASS_FRONT_MASK 0x00000080
#define VIVS_PE_STENCIL_OP_FAIL_FRONT__MASK 0x00000700
#define VIVS_PE_STENCIL_OP_FAIL_FRONT__SHIFT 8
#define VIVS_PE_STENCIL_OP_FAIL_FRONT(x) (((x) << VIVS_PE_STENCIL_OP_FAIL_FRONT__SHIFT) & VIVS_PE_STENCIL_OP_FAIL_FRONT__MASK)
#define VIVS_PE_STENCIL_OP_FAIL_FRONT_MASK 0x00000800
#define VIVS_PE_STENCIL_OP_DEPTH_FAIL_FRONT__MASK 0x00007000
#define VIVS_PE_STENCIL_OP_DEPTH_FAIL_FRONT__SHIFT 12
#define VIVS_PE_STENCIL_OP_DEPTH_FAIL_FRONT(x) (((x) << VIVS_PE_STENCIL_OP_DEPTH_FAIL_FRONT__SHIFT) & VIVS_PE_STENCIL_OP_DEPTH_FAIL_FRONT__MASK)
#define VIVS_PE_STENCIL_OP_DEPTH_FAIL_FRONT_MASK 0x00008000
#define VIVS_PE_STENCIL_OP_FUNC_BACK__MASK 0x00070000
#define VIVS_PE_STENCIL_OP_FUNC_BACK__SHIFT 16
#define VIVS_PE_STENCIL_OP_FUNC_BACK(x) (((x) << VIVS_PE_STENCIL_OP_FUNC_BACK__SHIFT) & VIVS_PE_STENCIL_OP_FUNC_BACK__MASK)
#define VIVS_PE_STENCIL_OP_FUNC_BACK_MASK 0x00080000
#define VIVS_PE_STENCIL_OP_PASS_BACK__MASK 0x00700000
#define VIVS_PE_STENCIL_OP_PASS_BACK__SHIFT 20
#define VIVS_PE_STENCIL_OP_PASS_BACK(x) (((x) << VIVS_PE_STENCIL_OP_PASS_BACK__SHIFT) & VIVS_PE_STENCIL_OP_PASS_BACK__MASK)
#define VIVS_PE_STENCIL_OP_PASS_BACK_MASK 0x00800000
#define VIVS_PE_STENCIL_OP_FAIL_BACK__MASK 0x07000000
#define VIVS_PE_STENCIL_OP_FAIL_BACK__SHIFT 24
#define VIVS_PE_STENCIL_OP_FAIL_BACK(x) (((x) << VIVS_PE_STENCIL_OP_FAIL_BACK__SHIFT) & VIVS_PE_STENCIL_OP_FAIL_BACK__MASK)
#define VIVS_PE_STENCIL_OP_FAIL_BACK_MASK 0x08000000
#define VIVS_PE_STENCIL_OP_DEPTH_FAIL_BACK__MASK 0x70000000
#define VIVS_PE_STENCIL_OP_DEPTH_FAIL_BACK__SHIFT 28
#define VIVS_PE_STENCIL_OP_DEPTH_FAIL_BACK(x) (((x) << VIVS_PE_STENCIL_OP_DEPTH_FAIL_BACK__SHIFT) & VIVS_PE_STENCIL_OP_DEPTH_FAIL_BACK__MASK)
#define VIVS_PE_STENCIL_OP_DEPTH_FAIL_BACK_MASK 0x80000000
#define VIVS_PE_STENCIL_CONFIG 0x0000141c
#define VIVS_PE_STENCIL_CONFIG_MODE__MASK 0x00000003
#define VIVS_PE_STENCIL_CONFIG_MODE__SHIFT 0
#define VIVS_PE_STENCIL_CONFIG_MODE_DISABLED 0x00000000
#define VIVS_PE_STENCIL_CONFIG_MODE_ONE_SIDED 0x00000001
#define VIVS_PE_STENCIL_CONFIG_MODE_TWO_SIDED 0x00000002
#define VIVS_PE_STENCIL_CONFIG_MODE_MASK 0x00000010
#define VIVS_PE_STENCIL_CONFIG_REF_FRONT_MASK 0x00000020
#define VIVS_PE_STENCIL_CONFIG_MASK_FRONT_MASK 0x00000040
#define VIVS_PE_STENCIL_CONFIG_WRITE_MASK_MASK 0x00000080
#define VIVS_PE_STENCIL_CONFIG_REF_FRONT__MASK 0x0000ff00
#define VIVS_PE_STENCIL_CONFIG_REF_FRONT__SHIFT 8
#define VIVS_PE_STENCIL_CONFIG_REF_FRONT(x) (((x) << VIVS_PE_STENCIL_CONFIG_REF_FRONT__SHIFT) & VIVS_PE_STENCIL_CONFIG_REF_FRONT__MASK)
#define VIVS_PE_STENCIL_CONFIG_MASK_FRONT__MASK 0x00ff0000
#define VIVS_PE_STENCIL_CONFIG_MASK_FRONT__SHIFT 16
#define VIVS_PE_STENCIL_CONFIG_MASK_FRONT(x) (((x) << VIVS_PE_STENCIL_CONFIG_MASK_FRONT__SHIFT) & VIVS_PE_STENCIL_CONFIG_MASK_FRONT__MASK)
#define VIVS_PE_STENCIL_CONFIG_WRITE_MASK_FRONT__MASK 0xff000000
#define VIVS_PE_STENCIL_CONFIG_WRITE_MASK_FRONT__SHIFT 24
#define VIVS_PE_STENCIL_CONFIG_WRITE_MASK_FRONT(x) (((x) << VIVS_PE_STENCIL_CONFIG_WRITE_MASK_FRONT__SHIFT) & VIVS_PE_STENCIL_CONFIG_WRITE_MASK_FRONT__MASK)
#define VIVS_PE_ALPHA_OP 0x00001420
#define VIVS_PE_ALPHA_OP_ALPHA_TEST 0x00000001
#define VIVS_PE_ALPHA_OP_ALPHA_TEST_MASK 0x00000002
#define VIVS_PE_ALPHA_OP_ALPHA_FUNC__MASK 0x00000070
#define VIVS_PE_ALPHA_OP_ALPHA_FUNC__SHIFT 4
#define VIVS_PE_ALPHA_OP_ALPHA_FUNC(x) (((x) << VIVS_PE_ALPHA_OP_ALPHA_FUNC__SHIFT) & VIVS_PE_ALPHA_OP_ALPHA_FUNC__MASK)
#define VIVS_PE_ALPHA_OP_ALPHA_FUNC_MASK 0x00000080
#define VIVS_PE_ALPHA_OP_ALPHA_REF__MASK 0x0000ff00
#define VIVS_PE_ALPHA_OP_ALPHA_REF__SHIFT 8
#define VIVS_PE_ALPHA_OP_ALPHA_REF(x) (((x) << VIVS_PE_ALPHA_OP_ALPHA_REF__SHIFT) & VIVS_PE_ALPHA_OP_ALPHA_REF__MASK)
#define VIVS_PE_ALPHA_OP_ALPHA_REF_MASKFUNC_MASK 0x00010000
#define VIVS_PE_ALPHA_BLEND_COLOR 0x00001424
#define VIVS_PE_ALPHA_BLEND_COLOR_B__MASK 0x000000ff
#define VIVS_PE_ALPHA_BLEND_COLOR_B__SHIFT 0
#define VIVS_PE_ALPHA_BLEND_COLOR_B(x) (((x) << VIVS_PE_ALPHA_BLEND_COLOR_B__SHIFT) & VIVS_PE_ALPHA_BLEND_COLOR_B__MASK)
#define VIVS_PE_ALPHA_BLEND_COLOR_G__MASK 0x0000ff00
#define VIVS_PE_ALPHA_BLEND_COLOR_G__SHIFT 8
#define VIVS_PE_ALPHA_BLEND_COLOR_G(x) (((x) << VIVS_PE_ALPHA_BLEND_COLOR_G__SHIFT) & VIVS_PE_ALPHA_BLEND_COLOR_G__MASK)
#define VIVS_PE_ALPHA_BLEND_COLOR_R__MASK 0x00ff0000
#define VIVS_PE_ALPHA_BLEND_COLOR_R__SHIFT 16
#define VIVS_PE_ALPHA_BLEND_COLOR_R(x) (((x) << VIVS_PE_ALPHA_BLEND_COLOR_R__SHIFT) & VIVS_PE_ALPHA_BLEND_COLOR_R__MASK)
#define VIVS_PE_ALPHA_BLEND_COLOR_A__MASK 0xff000000
#define VIVS_PE_ALPHA_BLEND_COLOR_A__SHIFT 24
#define VIVS_PE_ALPHA_BLEND_COLOR_A(x) (((x) << VIVS_PE_ALPHA_BLEND_COLOR_A__SHIFT) & VIVS_PE_ALPHA_BLEND_COLOR_A__MASK)
#define VIVS_PE_ALPHA_CONFIG 0x00001428
#define VIVS_PE_ALPHA_CONFIG_BLEND_ENABLE_COLOR 0x00000001
#define VIVS_PE_ALPHA_CONFIG_BLEND_ENABLE_COLOR_MASK 0x00000002
#define VIVS_PE_ALPHA_CONFIG_SRC_FUNC_COLOR_MASK 0x00000004
#define VIVS_PE_ALPHA_CONFIG_DST_FUNC_COLOR_MASK 0x00000008
#define VIVS_PE_ALPHA_CONFIG_SRC_FUNC_COLOR__MASK 0x000000f0
#define VIVS_PE_ALPHA_CONFIG_SRC_FUNC_COLOR__SHIFT 4
#define VIVS_PE_ALPHA_CONFIG_SRC_FUNC_COLOR(x) (((x) << VIVS_PE_ALPHA_CONFIG_SRC_FUNC_COLOR__SHIFT) & VIVS_PE_ALPHA_CONFIG_SRC_FUNC_COLOR__MASK)
#define VIVS_PE_ALPHA_CONFIG_DST_FUNC_COLOR__MASK 0x00000f00
#define VIVS_PE_ALPHA_CONFIG_DST_FUNC_COLOR__SHIFT 8
#define VIVS_PE_ALPHA_CONFIG_DST_FUNC_COLOR(x) (((x) << VIVS_PE_ALPHA_CONFIG_DST_FUNC_COLOR__SHIFT) & VIVS_PE_ALPHA_CONFIG_DST_FUNC_COLOR__MASK)
#define VIVS_PE_ALPHA_CONFIG_EQ_COLOR__MASK 0x00007000
#define VIVS_PE_ALPHA_CONFIG_EQ_COLOR__SHIFT 12
#define VIVS_PE_ALPHA_CONFIG_EQ_COLOR(x) (((x) << VIVS_PE_ALPHA_CONFIG_EQ_COLOR__SHIFT) & VIVS_PE_ALPHA_CONFIG_EQ_COLOR__MASK)
#define VIVS_PE_ALPHA_CONFIG_EQ_COLOR_MASK 0x00008000
#define VIVS_PE_ALPHA_CONFIG_BLEND_SEPARATE_ALPHA 0x00010000
#define VIVS_PE_ALPHA_CONFIG_BLEND_SEPARATE_ALPHA_MASK 0x00020000
#define VIVS_PE_ALPHA_CONFIG_SRC_FUNC_ALPHA_MASK 0x00040000
#define VIVS_PE_ALPHA_CONFIG_DST_FUNC_ALPHA_MASK 0x00080000
#define VIVS_PE_ALPHA_CONFIG_SRC_FUNC_ALPHA__MASK 0x00f00000
#define VIVS_PE_ALPHA_CONFIG_SRC_FUNC_ALPHA__SHIFT 20
#define VIVS_PE_ALPHA_CONFIG_SRC_FUNC_ALPHA(x) (((x) << VIVS_PE_ALPHA_CONFIG_SRC_FUNC_ALPHA__SHIFT) & VIVS_PE_ALPHA_CONFIG_SRC_FUNC_ALPHA__MASK)
#define VIVS_PE_ALPHA_CONFIG_DST_FUNC_ALPHA__MASK 0x0f000000
#define VIVS_PE_ALPHA_CONFIG_DST_FUNC_ALPHA__SHIFT 24
#define VIVS_PE_ALPHA_CONFIG_DST_FUNC_ALPHA(x) (((x) << VIVS_PE_ALPHA_CONFIG_DST_FUNC_ALPHA__SHIFT) & VIVS_PE_ALPHA_CONFIG_DST_FUNC_ALPHA__MASK)
#define VIVS_PE_ALPHA_CONFIG_EQ_ALPHA__MASK 0x70000000
#define VIVS_PE_ALPHA_CONFIG_EQ_ALPHA__SHIFT 28
#define VIVS_PE_ALPHA_CONFIG_EQ_ALPHA(x) (((x) << VIVS_PE_ALPHA_CONFIG_EQ_ALPHA__SHIFT) & VIVS_PE_ALPHA_CONFIG_EQ_ALPHA__MASK)
#define VIVS_PE_ALPHA_CONFIG_EQ_ALPHA_MASK 0x80000000
#define VIVS_PE_COLOR_FORMAT 0x0000142c
#define VIVS_PE_COLOR_FORMAT_FORMAT__MASK 0x0000000f
#define VIVS_PE_COLOR_FORMAT_FORMAT__SHIFT 0
#define VIVS_PE_COLOR_FORMAT_FORMAT(x) (((x) << VIVS_PE_COLOR_FORMAT_FORMAT__SHIFT) & VIVS_PE_COLOR_FORMAT_FORMAT__MASK)
#define VIVS_PE_COLOR_FORMAT_FORMAT_MASK 0x00000010
#define VIVS_PE_COLOR_FORMAT_COMPONENTS__MASK 0x00000f00
#define VIVS_PE_COLOR_FORMAT_COMPONENTS__SHIFT 8
#define VIVS_PE_COLOR_FORMAT_COMPONENTS(x) (((x) << VIVS_PE_COLOR_FORMAT_COMPONENTS__SHIFT) & VIVS_PE_COLOR_FORMAT_COMPONENTS__MASK)
#define VIVS_PE_COLOR_FORMAT_COMPONENTS_MASK 0x00001000
#define VIVS_PE_COLOR_FORMAT_OVERWRITE 0x00010000
#define VIVS_PE_COLOR_FORMAT_OVERWRITE_MASK 0x00020000
#define VIVS_PE_COLOR_FORMAT_SUPER_TILED 0x00100000
#define VIVS_PE_COLOR_FORMAT_SUPER_TILED_MASK 0x00200000
#define VIVS_PE_COLOR_FORMAT_UNK25 0x02000000
#define VIVS_PE_COLOR_FORMAT_UNK26 0x04000000
#define VIVS_PE_COLOR_ADDR 0x00001430
#define VIVS_PE_COLOR_STRIDE 0x00001434
#define VIVS_PE_HDEPTH_CONTROL 0x00001454
#define VIVS_PE_HDEPTH_CONTROL_FORMAT__MASK 0x0000000f
#define VIVS_PE_HDEPTH_CONTROL_FORMAT__SHIFT 0
#define VIVS_PE_HDEPTH_CONTROL_FORMAT_DISABLED 0x00000000
#define VIVS_PE_HDEPTH_CONTROL_FORMAT_D16 0x00000005
#define VIVS_PE_HDEPTH_CONTROL_FORMAT_D24S8 0x00000008
#define VIVS_PE_HDEPTH_ADDR 0x00001458
#define VIVS_PE_UNK0145C 0x0000145c
#define VIVS_PE_PIPE(i0) (0x00000000 + 0x4*(i0))
#define VIVS_PE_PIPE__ESIZE 0x00000004
#define VIVS_PE_PIPE__LEN 0x00000008
#define VIVS_PE_PIPE_COLOR_ADDR(i0) (0x00001460 + 0x4*(i0))
#define VIVS_PE_PIPE_DEPTH_ADDR(i0) (0x00001480 + 0x4*(i0))
#define VIVS_PE_PIPE_ADDR_UNK01500(i0) (0x00001500 + 0x4*(i0))
#define VIVS_PE_PIPE_ADDR_UNK01520(i0) (0x00001520 + 0x4*(i0))
#define VIVS_PE_STENCIL_CONFIG_EXT 0x000014a0
#define VIVS_PE_STENCIL_CONFIG_EXT_REF_BACK__MASK 0x000000ff
#define VIVS_PE_STENCIL_CONFIG_EXT_REF_BACK__SHIFT 0
#define VIVS_PE_STENCIL_CONFIG_EXT_REF_BACK(x) (((x) << VIVS_PE_STENCIL_CONFIG_EXT_REF_BACK__SHIFT) & VIVS_PE_STENCIL_CONFIG_EXT_REF_BACK__MASK)
#define VIVS_PE_STENCIL_CONFIG_EXT_REF_BACK_MASK 0x00000100
#define VIVS_PE_STENCIL_CONFIG_EXT_UNK16_MASK 0x00000200
#define VIVS_PE_STENCIL_CONFIG_EXT_UNK16__MASK 0xffff0000
#define VIVS_PE_STENCIL_CONFIG_EXT_UNK16__SHIFT 16
#define VIVS_PE_STENCIL_CONFIG_EXT_UNK16(x) (((x) << VIVS_PE_STENCIL_CONFIG_EXT_UNK16__SHIFT) & VIVS_PE_STENCIL_CONFIG_EXT_UNK16__MASK)
#define VIVS_PE_LOGIC_OP 0x000014a4
#define VIVS_PE_LOGIC_OP_OP__MASK 0x0000000f
#define VIVS_PE_LOGIC_OP_OP__SHIFT 0
#define VIVS_PE_LOGIC_OP_OP(x) (((x) << VIVS_PE_LOGIC_OP_OP__SHIFT) & VIVS_PE_LOGIC_OP_OP__MASK)
#define VIVS_PE_LOGIC_OP_OP_MASK 0x00000010
#define VIVS_PE_DITHER(i0) (0x000014a8 + 0x4*(i0))
#define VIVS_PE_DITHER__ESIZE 0x00000004
#define VIVS_PE_DITHER__LEN 0x00000002
#define VIVS_PE_ALPHA_COLOR_EXT0 0x000014b0
#define VIVS_PE_ALPHA_COLOR_EXT0_B__MASK 0x0000ffff
#define VIVS_PE_ALPHA_COLOR_EXT0_B__SHIFT 0
#define VIVS_PE_ALPHA_COLOR_EXT0_B(x) (((x) << VIVS_PE_ALPHA_COLOR_EXT0_B__SHIFT) & VIVS_PE_ALPHA_COLOR_EXT0_B__MASK)
#define VIVS_PE_ALPHA_COLOR_EXT0_G__MASK 0xffff0000
#define VIVS_PE_ALPHA_COLOR_EXT0_G__SHIFT 16
#define VIVS_PE_ALPHA_COLOR_EXT0_G(x) (((x) << VIVS_PE_ALPHA_COLOR_EXT0_G__SHIFT) & VIVS_PE_ALPHA_COLOR_EXT0_G__MASK)
#define VIVS_PE_ALPHA_COLOR_EXT1 0x000014b4
#define VIVS_PE_ALPHA_COLOR_EXT1_R__MASK 0x0000ffff
#define VIVS_PE_ALPHA_COLOR_EXT1_R__SHIFT 0
#define VIVS_PE_ALPHA_COLOR_EXT1_R(x) (((x) << VIVS_PE_ALPHA_COLOR_EXT1_R__SHIFT) & VIVS_PE_ALPHA_COLOR_EXT1_R__MASK)
#define VIVS_PE_ALPHA_COLOR_EXT1_A__MASK 0xffff0000
#define VIVS_PE_ALPHA_COLOR_EXT1_A__SHIFT 16
#define VIVS_PE_ALPHA_COLOR_EXT1_A(x) (((x) << VIVS_PE_ALPHA_COLOR_EXT1_A__SHIFT) & VIVS_PE_ALPHA_COLOR_EXT1_A__MASK)
#define VIVS_PE_STENCIL_CONFIG_EXT2 0x000014b8
#define VIVS_PE_STENCIL_CONFIG_EXT2_MASK_BACK__MASK 0x000000ff
#define VIVS_PE_STENCIL_CONFIG_EXT2_MASK_BACK__SHIFT 0
#define VIVS_PE_STENCIL_CONFIG_EXT2_MASK_BACK(x) (((x) << VIVS_PE_STENCIL_CONFIG_EXT2_MASK_BACK__SHIFT) & VIVS_PE_STENCIL_CONFIG_EXT2_MASK_BACK__MASK)
#define VIVS_PE_STENCIL_CONFIG_EXT2_WRITE_MASK_BACK__MASK 0x0000ff00
#define VIVS_PE_STENCIL_CONFIG_EXT2_WRITE_MASK_BACK__SHIFT 8
#define VIVS_PE_STENCIL_CONFIG_EXT2_WRITE_MASK_BACK(x) (((x) << VIVS_PE_STENCIL_CONFIG_EXT2_WRITE_MASK_BACK__SHIFT) & VIVS_PE_STENCIL_CONFIG_EXT2_WRITE_MASK_BACK__MASK)
#define VIVS_PE_UNK01580(i0) (0x00001580 + 0x4*(i0))
#define VIVS_PE_UNK01580__ESIZE 0x00000004
#define VIVS_PE_UNK01580__LEN 0x00000003
#define VIVS_CO 0x00000000
#define VIVS_CO_UNK03008 0x00003008
#define VIVS_CO_KICKER 0x0000300c
#define VIVS_CO_UNK03010 0x00003010
#define VIVS_CO_UNK03014 0x00003014
#define VIVS_CO_UNK03018 0x00003018
#define VIVS_CO_UNK0301C 0x0000301c
#define VIVS_CO_UNK03020 0x00003020
#define VIVS_CO_UNK03024 0x00003024
#define VIVS_CO_UNK03040 0x00003040
#define VIVS_CO_UNK03044 0x00003044
#define VIVS_CO_UNK03048 0x00003048
#define VIVS_CO_SAMPLER(i0) (0x00000000 + 0x4*(i0))
#define VIVS_CO_SAMPLER__ESIZE 0x00000004
#define VIVS_CO_SAMPLER__LEN 0x00000008
#define VIVS_CO_SAMPLER_UNK03060(i0) (0x00003060 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK03080(i0) (0x00003080 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK030A0(i0) (0x000030a0 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK030C0(i0) (0x000030c0 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK030E0(i0) (0x000030e0 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK03100(i0) (0x00003100 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK03120(i0) (0x00003120 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK03140(i0) (0x00003140 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK03160(i0) (0x00003160 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK03180(i0) (0x00003180 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK031A0(i0) (0x000031a0 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK031C0(i0) (0x000031c0 + 0x4*(i0))
#define VIVS_CO_SAMPLER_UNK031E0(i0) (0x000031e0 + 0x4*(i0))
#define VIVS_CO_ADDR_UNK03200(i0) (0x00003200 + 0x20*(i0))
#define VIVS_CO_ADDR_UNK03200__ESIZE 0x00000020
#define VIVS_CO_ADDR_UNK03200__LEN 0x00000008
#define VIVS_CO_ADDR_UNK03200_PPIPE(i0, i1) (0x00003200 + 0x20*(i0) + 0x4*(i1))
#define VIVS_CO_ADDR_UNK03200_PPIPE__ESIZE 0x00000004
#define VIVS_CO_ADDR_UNK03200_PPIPE__LEN 0x00000008
#define VIVS_RS 0x00000000
#define VIVS_RS_KICKER 0x00001600
#define VIVS_RS_CONFIG 0x00001604
#define VIVS_RS_CONFIG_SOURCE_FORMAT__MASK 0x0000001f
#define VIVS_RS_CONFIG_SOURCE_FORMAT__SHIFT 0
#define VIVS_RS_CONFIG_SOURCE_FORMAT(x) (((x) << VIVS_RS_CONFIG_SOURCE_FORMAT__SHIFT) & VIVS_RS_CONFIG_SOURCE_FORMAT__MASK)
#define VIVS_RS_CONFIG_DOWNSAMPLE_X 0x00000020
#define VIVS_RS_CONFIG_DOWNSAMPLE_Y 0x00000040
#define VIVS_RS_CONFIG_SOURCE_TILED 0x00000080
#define VIVS_RS_CONFIG_DEST_FORMAT__MASK 0x00001f00
#define VIVS_RS_CONFIG_DEST_FORMAT__SHIFT 8
#define VIVS_RS_CONFIG_DEST_FORMAT(x) (((x) << VIVS_RS_CONFIG_DEST_FORMAT__SHIFT) & VIVS_RS_CONFIG_DEST_FORMAT__MASK)
#define VIVS_RS_CONFIG_DEST_TILED 0x00004000
#define VIVS_RS_CONFIG_SWAP_RB 0x20000000
#define VIVS_RS_CONFIG_FLIP 0x40000000
#define VIVS_RS_SOURCE_ADDR 0x00001608
#define VIVS_RS_SOURCE_STRIDE 0x0000160c
#define VIVS_RS_SOURCE_STRIDE_STRIDE__MASK 0x0003ffff
#define VIVS_RS_SOURCE_STRIDE_STRIDE__SHIFT 0
#define VIVS_RS_SOURCE_STRIDE_STRIDE(x) (((x) << VIVS_RS_SOURCE_STRIDE_STRIDE__SHIFT) & VIVS_RS_SOURCE_STRIDE_STRIDE__MASK)
#define VIVS_RS_SOURCE_STRIDE_MULTI 0x40000000
#define VIVS_RS_SOURCE_STRIDE_TILING 0x80000000
#define VIVS_RS_DEST_ADDR 0x00001610
#define VIVS_RS_DEST_STRIDE 0x00001614
#define VIVS_RS_DEST_STRIDE_STRIDE__MASK 0x0003ffff
#define VIVS_RS_DEST_STRIDE_STRIDE__SHIFT 0
#define VIVS_RS_DEST_STRIDE_STRIDE(x) (((x) << VIVS_RS_DEST_STRIDE_STRIDE__SHIFT) & VIVS_RS_DEST_STRIDE_STRIDE__MASK)
#define VIVS_RS_DEST_STRIDE_MULTI 0x40000000
#define VIVS_RS_DEST_STRIDE_TILING 0x80000000
#define VIVS_RS_WINDOW_SIZE 0x00001620
#define VIVS_RS_WINDOW_SIZE_HEIGHT__MASK 0xffff0000
#define VIVS_RS_WINDOW_SIZE_HEIGHT__SHIFT 16
#define VIVS_RS_WINDOW_SIZE_HEIGHT(x) (((x) << VIVS_RS_WINDOW_SIZE_HEIGHT__SHIFT) & VIVS_RS_WINDOW_SIZE_HEIGHT__MASK)
#define VIVS_RS_WINDOW_SIZE_WIDTH__MASK 0x0000ffff
#define VIVS_RS_WINDOW_SIZE_WIDTH__SHIFT 0
#define VIVS_RS_WINDOW_SIZE_WIDTH(x) (((x) << VIVS_RS_WINDOW_SIZE_WIDTH__SHIFT) & VIVS_RS_WINDOW_SIZE_WIDTH__MASK)
#define VIVS_RS_DITHER(i0) (0x00001630 + 0x4*(i0))
#define VIVS_RS_DITHER__ESIZE 0x00000004
#define VIVS_RS_DITHER__LEN 0x00000002
#define VIVS_RS_CLEAR_CONTROL 0x0000163c
#define VIVS_RS_CLEAR_CONTROL_BITS__MASK 0x0000ffff
#define VIVS_RS_CLEAR_CONTROL_BITS__SHIFT 0
#define VIVS_RS_CLEAR_CONTROL_BITS(x) (((x) << VIVS_RS_CLEAR_CONTROL_BITS__SHIFT) & VIVS_RS_CLEAR_CONTROL_BITS__MASK)
#define VIVS_RS_CLEAR_CONTROL_MODE__MASK 0x00030000
#define VIVS_RS_CLEAR_CONTROL_MODE__SHIFT 16
#define VIVS_RS_CLEAR_CONTROL_MODE_DISABLED 0x00000000
#define VIVS_RS_CLEAR_CONTROL_MODE_ENABLED1 0x00010000
#define VIVS_RS_CLEAR_CONTROL_MODE_ENABLED4 0x00020000
#define VIVS_RS_CLEAR_CONTROL_MODE_ENABLED4_2 0x00030000
#define VIVS_RS_FILL_VALUE(i0) (0x00001640 + 0x4*(i0))
#define VIVS_RS_FILL_VALUE__ESIZE 0x00000004
#define VIVS_RS_FILL_VALUE__LEN 0x00000004
#define VIVS_RS_EXTRA_CONFIG 0x000016a0
#define VIVS_RS_EXTRA_CONFIG_AA__MASK 0x00000003
#define VIVS_RS_EXTRA_CONFIG_AA__SHIFT 0
#define VIVS_RS_EXTRA_CONFIG_AA(x) (((x) << VIVS_RS_EXTRA_CONFIG_AA__SHIFT) & VIVS_RS_EXTRA_CONFIG_AA__MASK)
#define VIVS_RS_EXTRA_CONFIG_ENDIAN__MASK 0x00000300
#define VIVS_RS_EXTRA_CONFIG_ENDIAN__SHIFT 8
#define VIVS_RS_EXTRA_CONFIG_ENDIAN(x) (((x) << VIVS_RS_EXTRA_CONFIG_ENDIAN__SHIFT) & VIVS_RS_EXTRA_CONFIG_ENDIAN__MASK)
#define VIVS_RS_EXTRA_CONFIG_UNK20 0x00100000
#define VIVS_RS_EXTRA_CONFIG_UNK28 0x10000000
#define VIVS_RS_UNK016B0 0x000016b0
#define VIVS_RS_UNK016B4 0x000016b4
#define VIVS_RS_UNK016B8 0x000016b8
#define VIVS_RS_UNK016B8_UNK0 0x00000001
#define VIVS_RS_UNK016BC 0x000016bc
#define VIVS_RS_PIPE(i0) (0x00000000 + 0x4*(i0))
#define VIVS_RS_PIPE__ESIZE 0x00000004
#define VIVS_RS_PIPE__LEN 0x00000008
#define VIVS_RS_PIPE_SOURCE_ADDR(i0) (0x000016c0 + 0x4*(i0))
#define VIVS_RS_PIPE_DEST_ADDR(i0) (0x000016e0 + 0x4*(i0))
#define VIVS_RS_PIPE_OFFSET(i0) (0x00001700 + 0x4*(i0))
#define VIVS_RS_PIPE_OFFSET_X__MASK 0x0000ffff
#define VIVS_RS_PIPE_OFFSET_X__SHIFT 0
#define VIVS_RS_PIPE_OFFSET_X(x) (((x) << VIVS_RS_PIPE_OFFSET_X__SHIFT) & VIVS_RS_PIPE_OFFSET_X__MASK)
#define VIVS_RS_PIPE_OFFSET_Y__MASK 0xffff0000
#define VIVS_RS_PIPE_OFFSET_Y__SHIFT 16
#define VIVS_RS_PIPE_OFFSET_Y(x) (((x) << VIVS_RS_PIPE_OFFSET_Y__SHIFT) & VIVS_RS_PIPE_OFFSET_Y__MASK)
#define VIVS_TS 0x00000000
#define VIVS_TS_FLUSH_CACHE 0x00001650
#define VIVS_TS_FLUSH_CACHE_FLUSH 0x00000001
#define VIVS_TS_MEM_CONFIG 0x00001654
#define VIVS_TS_MEM_CONFIG_DEPTH_FAST_CLEAR 0x00000001
#define VIVS_TS_MEM_CONFIG_COLOR_FAST_CLEAR 0x00000002
#define VIVS_TS_MEM_CONFIG_DEPTH_16BPP 0x00000008
#define VIVS_TS_MEM_CONFIG_DEPTH_AUTO_DISABLE 0x00000010
#define VIVS_TS_MEM_CONFIG_COLOR_AUTO_DISABLE 0x00000020
#define VIVS_TS_MEM_CONFIG_DEPTH_COMPRESSION 0x00000040
#define VIVS_TS_MEM_CONFIG_MSAA 0x00000080
#define VIVS_TS_MEM_CONFIG_MSAA_FORMAT__MASK 0x00000f00
#define VIVS_TS_MEM_CONFIG_MSAA_FORMAT__SHIFT 8
#define VIVS_TS_MEM_CONFIG_MSAA_FORMAT_A4R4G4B4 0x00000000
#define VIVS_TS_MEM_CONFIG_MSAA_FORMAT_A1R5G5B5 0x00000100
#define VIVS_TS_MEM_CONFIG_MSAA_FORMAT_R5G6B5 0x00000200
#define VIVS_TS_MEM_CONFIG_MSAA_FORMAT_A8R8G8B8 0x00000300
#define VIVS_TS_MEM_CONFIG_MSAA_FORMAT_X8R8G8B8 0x00000400
#define VIVS_TS_MEM_CONFIG_UNK12 0x00001000
#define VIVS_TS_MEM_CONFIG_HDEPTH_AUTO_DISABLE 0x00002000
#define VIVS_TS_COLOR_STATUS_BASE 0x00001658
#define VIVS_TS_COLOR_SURFACE_BASE 0x0000165c
#define VIVS_TS_COLOR_CLEAR_VALUE 0x00001660
#define VIVS_TS_DEPTH_STATUS_BASE 0x00001664
#define VIVS_TS_DEPTH_SURFACE_BASE 0x00001668
#define VIVS_TS_DEPTH_CLEAR_VALUE 0x0000166c
#define VIVS_TS_DEPTH_AUTO_DISABLE_COUNT 0x00001670
#define VIVS_TS_COLOR_AUTO_DISABLE_COUNT 0x00001674
#define VIVS_TS_HDEPTH_STATUS_BASE 0x000016a4
#define VIVS_TS_HDEPTH_CLEAR_VALUE 0x000016a8
#define VIVS_TS_HDEPTH_SIZE 0x000016ac
#define VIVS_TS_SAMPLER(i0) (0x00000000 + 0x4*(i0))
#define VIVS_TS_SAMPLER__ESIZE 0x00000004
#define VIVS_TS_SAMPLER__LEN 0x00000008
#define VIVS_TS_SAMPLER_CONFIG(i0) (0x00001720 + 0x4*(i0))
#define VIVS_TS_SAMPLER_CONFIG_ENABLE__MASK 0x00000003
#define VIVS_TS_SAMPLER_CONFIG_ENABLE__SHIFT 0
#define VIVS_TS_SAMPLER_CONFIG_ENABLE(x) (((x) << VIVS_TS_SAMPLER_CONFIG_ENABLE__SHIFT) & VIVS_TS_SAMPLER_CONFIG_ENABLE__MASK)
#define VIVS_TS_SAMPLER_CONFIG_FORMAT__MASK 0x000000f0
#define VIVS_TS_SAMPLER_CONFIG_FORMAT__SHIFT 4
#define VIVS_TS_SAMPLER_CONFIG_FORMAT(x) (((x) << VIVS_TS_SAMPLER_CONFIG_FORMAT__SHIFT) & VIVS_TS_SAMPLER_CONFIG_FORMAT__MASK)
#define VIVS_TS_SAMPLER_STATUS_BASE(i0) (0x00001740 + 0x4*(i0))
#define VIVS_TS_SAMPLER_CLEAR_VALUE(i0) (0x00001760 + 0x4*(i0))
#define VIVS_YUV 0x00000000
#define VIVS_YUV_UNK01678 0x00001678
#define VIVS_YUV_UNK0167C 0x0000167c
#define VIVS_YUV_UNK01680 0x00001680
#define VIVS_YUV_UNK01684 0x00001684
#define VIVS_YUV_UNK01688 0x00001688
#define VIVS_YUV_UNK0168C 0x0000168c
#define VIVS_YUV_UNK01690 0x00001690
#define VIVS_YUV_UNK01694 0x00001694
#define VIVS_YUV_UNK01698 0x00001698
#define VIVS_YUV_UNK0169C 0x0000169c
#define VIVS_TE 0x00000000
#define VIVS_TE_SAMPLER(i0) (0x00000000 + 0x4*(i0))
#define VIVS_TE_SAMPLER__ESIZE 0x00000004
#define VIVS_TE_SAMPLER__LEN 0x0000000c
#define VIVS_TE_SAMPLER_CONFIG0(i0) (0x00002000 + 0x4*(i0))
#define VIVS_TE_SAMPLER_CONFIG0_TYPE__MASK 0x00000007
#define VIVS_TE_SAMPLER_CONFIG0_TYPE__SHIFT 0
#define VIVS_TE_SAMPLER_CONFIG0_TYPE(x) (((x) << VIVS_TE_SAMPLER_CONFIG0_TYPE__SHIFT) & VIVS_TE_SAMPLER_CONFIG0_TYPE__MASK)
#define VIVS_TE_SAMPLER_CONFIG0_UWRAP__MASK 0x00000018
#define VIVS_TE_SAMPLER_CONFIG0_UWRAP__SHIFT 3
#define VIVS_TE_SAMPLER_CONFIG0_UWRAP(x) (((x) << VIVS_TE_SAMPLER_CONFIG0_UWRAP__SHIFT) & VIVS_TE_SAMPLER_CONFIG0_UWRAP__MASK)
#define VIVS_TE_SAMPLER_CONFIG0_VWRAP__MASK 0x00000060
#define VIVS_TE_SAMPLER_CONFIG0_VWRAP__SHIFT 5
#define VIVS_TE_SAMPLER_CONFIG0_VWRAP(x) (((x) << VIVS_TE_SAMPLER_CONFIG0_VWRAP__SHIFT) & VIVS_TE_SAMPLER_CONFIG0_VWRAP__MASK)
#define VIVS_TE_SAMPLER_CONFIG0_MIN__MASK 0x00000180
#define VIVS_TE_SAMPLER_CONFIG0_MIN__SHIFT 7
#define VIVS_TE_SAMPLER_CONFIG0_MIN(x) (((x) << VIVS_TE_SAMPLER_CONFIG0_MIN__SHIFT) & VIVS_TE_SAMPLER_CONFIG0_MIN__MASK)
#define VIVS_TE_SAMPLER_CONFIG0_MIP__MASK 0x00000600
#define VIVS_TE_SAMPLER_CONFIG0_MIP__SHIFT 9
#define VIVS_TE_SAMPLER_CONFIG0_MIP(x) (((x) << VIVS_TE_SAMPLER_CONFIG0_MIP__SHIFT) & VIVS_TE_SAMPLER_CONFIG0_MIP__MASK)
#define VIVS_TE_SAMPLER_CONFIG0_MAG__MASK 0x00001800
#define VIVS_TE_SAMPLER_CONFIG0_MAG__SHIFT 11
#define VIVS_TE_SAMPLER_CONFIG0_MAG(x) (((x) << VIVS_TE_SAMPLER_CONFIG0_MAG__SHIFT) & VIVS_TE_SAMPLER_CONFIG0_MAG__MASK)
#define VIVS_TE_SAMPLER_CONFIG0_FORMAT__MASK 0x0003e000
#define VIVS_TE_SAMPLER_CONFIG0_FORMAT__SHIFT 13
#define VIVS_TE_SAMPLER_CONFIG0_FORMAT(x) (((x) << VIVS_TE_SAMPLER_CONFIG0_FORMAT__SHIFT) & VIVS_TE_SAMPLER_CONFIG0_FORMAT__MASK)
#define VIVS_TE_SAMPLER_CONFIG0_ROUND_UV 0x00080000
#define VIVS_TE_SAMPLER_CONFIG0_ENDIAN__MASK 0x00c00000
#define VIVS_TE_SAMPLER_CONFIG0_ENDIAN__SHIFT 22
#define VIVS_TE_SAMPLER_CONFIG0_ENDIAN(x) (((x) << VIVS_TE_SAMPLER_CONFIG0_ENDIAN__SHIFT) & VIVS_TE_SAMPLER_CONFIG0_ENDIAN__MASK)
#define VIVS_TE_SAMPLER_CONFIG0_ANISOTROPY__MASK 0xff000000
#define VIVS_TE_SAMPLER_CONFIG0_ANISOTROPY__SHIFT 24
#define VIVS_TE_SAMPLER_CONFIG0_ANISOTROPY(x) (((x) << VIVS_TE_SAMPLER_CONFIG0_ANISOTROPY__SHIFT) & VIVS_TE_SAMPLER_CONFIG0_ANISOTROPY__MASK)
#define VIVS_TE_SAMPLER_SIZE(i0) (0x00002040 + 0x4*(i0))
#define VIVS_TE_SAMPLER_SIZE_WIDTH__MASK 0x0000ffff
#define VIVS_TE_SAMPLER_SIZE_WIDTH__SHIFT 0
#define VIVS_TE_SAMPLER_SIZE_WIDTH(x) (((x) << VIVS_TE_SAMPLER_SIZE_WIDTH__SHIFT) & VIVS_TE_SAMPLER_SIZE_WIDTH__MASK)
#define VIVS_TE_SAMPLER_SIZE_HEIGHT__MASK 0xffff0000
#define VIVS_TE_SAMPLER_SIZE_HEIGHT__SHIFT 16
#define VIVS_TE_SAMPLER_SIZE_HEIGHT(x) (((x) << VIVS_TE_SAMPLER_SIZE_HEIGHT__SHIFT) & VIVS_TE_SAMPLER_SIZE_HEIGHT__MASK)
#define VIVS_TE_SAMPLER_LOG_SIZE(i0) (0x00002080 + 0x4*(i0))
#define VIVS_TE_SAMPLER_LOG_SIZE_WIDTH__MASK 0x000003ff
#define VIVS_TE_SAMPLER_LOG_SIZE_WIDTH__SHIFT 0
#define VIVS_TE_SAMPLER_LOG_SIZE_WIDTH(x) (((x) << VIVS_TE_SAMPLER_LOG_SIZE_WIDTH__SHIFT) & VIVS_TE_SAMPLER_LOG_SIZE_WIDTH__MASK)
#define VIVS_TE_SAMPLER_LOG_SIZE_HEIGHT__MASK 0x000ffc00
#define VIVS_TE_SAMPLER_LOG_SIZE_HEIGHT__SHIFT 10
#define VIVS_TE_SAMPLER_LOG_SIZE_HEIGHT(x) (((x) << VIVS_TE_SAMPLER_LOG_SIZE_HEIGHT__SHIFT) & VIVS_TE_SAMPLER_LOG_SIZE_HEIGHT__MASK)
#define VIVS_TE_SAMPLER_LOD_CONFIG(i0) (0x000020c0 + 0x4*(i0))
#define VIVS_TE_SAMPLER_LOD_CONFIG_BIAS_ENABLE 0x00000001
#define VIVS_TE_SAMPLER_LOD_CONFIG_MAX__MASK 0x000007fe
#define VIVS_TE_SAMPLER_LOD_CONFIG_MAX__SHIFT 1
#define VIVS_TE_SAMPLER_LOD_CONFIG_MAX(x) (((x) << VIVS_TE_SAMPLER_LOD_CONFIG_MAX__SHIFT) & VIVS_TE_SAMPLER_LOD_CONFIG_MAX__MASK)
#define VIVS_TE_SAMPLER_LOD_CONFIG_MIN__MASK 0x001ff800
#define VIVS_TE_SAMPLER_LOD_CONFIG_MIN__SHIFT 11
#define VIVS_TE_SAMPLER_LOD_CONFIG_MIN(x) (((x) << VIVS_TE_SAMPLER_LOD_CONFIG_MIN__SHIFT) & VIVS_TE_SAMPLER_LOD_CONFIG_MIN__MASK)
#define VIVS_TE_SAMPLER_LOD_CONFIG_BIAS__MASK 0x7fe00000
#define VIVS_TE_SAMPLER_LOD_CONFIG_BIAS__SHIFT 21
#define VIVS_TE_SAMPLER_LOD_CONFIG_BIAS(x) (((x) << VIVS_TE_SAMPLER_LOD_CONFIG_BIAS__SHIFT) & VIVS_TE_SAMPLER_LOD_CONFIG_BIAS__MASK)
#define VIVS_TE_SAMPLER_UNK02100(i0) (0x00002100 + 0x4*(i0))
#define VIVS_TE_SAMPLER_UNK02140(i0) (0x00002140 + 0x4*(i0))
#define VIVS_TE_SAMPLER_UNK02180(i0) (0x00002180 + 0x4*(i0))
#define VIVS_TE_SAMPLER_CONFIG1(i0) (0x000021c0 + 0x4*(i0))
#define VIVS_TE_SAMPLER_CONFIG1_FORMAT_EXT__MASK 0x0000001f
#define VIVS_TE_SAMPLER_CONFIG1_FORMAT_EXT__SHIFT 0
#define VIVS_TE_SAMPLER_CONFIG1_FORMAT_EXT(x) (((x) << VIVS_TE_SAMPLER_CONFIG1_FORMAT_EXT__SHIFT) & VIVS_TE_SAMPLER_CONFIG1_FORMAT_EXT__MASK)
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_R__MASK 0x00000700
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_R__SHIFT 8
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_R(x) (((x) << VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_R__SHIFT) & VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_R__MASK)
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_G__MASK 0x00007000
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_G__SHIFT 12
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_G(x) (((x) << VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_G__SHIFT) & VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_G__MASK)
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_B__MASK 0x00070000
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_B__SHIFT 16
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_B(x) (((x) << VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_B__SHIFT) & VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_B__MASK)
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_A__MASK 0x00700000
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_A__SHIFT 20
#define VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_A(x) (((x) << VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_A__SHIFT) & VIVS_TE_SAMPLER_CONFIG1_SWIZZLE_A__MASK)
#define VIVS_TE_SAMPLER_CONFIG1_HALIGN__MASK 0x1c000000
#define VIVS_TE_SAMPLER_CONFIG1_HALIGN__SHIFT 26
#define VIVS_TE_SAMPLER_CONFIG1_HALIGN(x) (((x) << VIVS_TE_SAMPLER_CONFIG1_HALIGN__SHIFT) & VIVS_TE_SAMPLER_CONFIG1_HALIGN__MASK)
#define VIVS_TE_SAMPLER_UNK02200(i0) (0x00002200 + 0x4*(i0))
#define VIVS_TE_SAMPLER_UNK02240(i0) (0x00002240 + 0x4*(i0))
#define VIVS_TE_SAMPLER_LOD_ADDR(i0, i1) (0x00002400 + 0x4*(i0) + 0x40*(i1))
#define VIVS_TE_SAMPLER_LOD_ADDR__ESIZE 0x00000040
#define VIVS_TE_SAMPLER_LOD_ADDR__LEN 0x0000000e
#define VIVS_NTE 0x00000000
#define VIVS_NTE_SAMPLER(i0) (0x00010000 + 0x4*(i0))
#define VIVS_NTE_SAMPLER__ESIZE 0x00000004
#define VIVS_NTE_SAMPLER__LEN 0x00000020
#define VIVS_NTE_SAMPLER_CONFIG0(i0) (0x00010000 + 0x4*(i0))
#define VIVS_NTE_SAMPLER_CONFIG0_TYPE__MASK 0x00000007
#define VIVS_NTE_SAMPLER_CONFIG0_TYPE__SHIFT 0
#define VIVS_NTE_SAMPLER_CONFIG0_TYPE(x) (((x) << VIVS_NTE_SAMPLER_CONFIG0_TYPE__SHIFT) & VIVS_NTE_SAMPLER_CONFIG0_TYPE__MASK)
#define VIVS_NTE_SAMPLER_CONFIG0_UWRAP__MASK 0x00000018
#define VIVS_NTE_SAMPLER_CONFIG0_UWRAP__SHIFT 3
#define VIVS_NTE_SAMPLER_CONFIG0_UWRAP(x) (((x) << VIVS_NTE_SAMPLER_CONFIG0_UWRAP__SHIFT) & VIVS_NTE_SAMPLER_CONFIG0_UWRAP__MASK)
#define VIVS_NTE_SAMPLER_CONFIG0_VWRAP__MASK 0x00000060
#define VIVS_NTE_SAMPLER_CONFIG0_VWRAP__SHIFT 5
#define VIVS_NTE_SAMPLER_CONFIG0_VWRAP(x) (((x) << VIVS_NTE_SAMPLER_CONFIG0_VWRAP__SHIFT) & VIVS_NTE_SAMPLER_CONFIG0_VWRAP__MASK)
#define VIVS_NTE_SAMPLER_CONFIG0_MIN__MASK 0x00000180
#define VIVS_NTE_SAMPLER_CONFIG0_MIN__SHIFT 7
#define VIVS_NTE_SAMPLER_CONFIG0_MIN(x) (((x) << VIVS_NTE_SAMPLER_CONFIG0_MIN__SHIFT) & VIVS_NTE_SAMPLER_CONFIG0_MIN__MASK)
#define VIVS_NTE_SAMPLER_CONFIG0_MIP__MASK 0x00000600
#define VIVS_NTE_SAMPLER_CONFIG0_MIP__SHIFT 9
#define VIVS_NTE_SAMPLER_CONFIG0_MIP(x) (((x) << VIVS_NTE_SAMPLER_CONFIG0_MIP__SHIFT) & VIVS_NTE_SAMPLER_CONFIG0_MIP__MASK)
#define VIVS_NTE_SAMPLER_CONFIG0_MAG__MASK 0x00001800
#define VIVS_NTE_SAMPLER_CONFIG0_MAG__SHIFT 11
#define VIVS_NTE_SAMPLER_CONFIG0_MAG(x) (((x) << VIVS_NTE_SAMPLER_CONFIG0_MAG__SHIFT) & VIVS_NTE_SAMPLER_CONFIG0_MAG__MASK)
#define VIVS_NTE_SAMPLER_CONFIG0_FORMAT__MASK 0x0003e000
#define VIVS_NTE_SAMPLER_CONFIG0_FORMAT__SHIFT 13
#define VIVS_NTE_SAMPLER_CONFIG0_FORMAT(x) (((x) << VIVS_NTE_SAMPLER_CONFIG0_FORMAT__SHIFT) & VIVS_NTE_SAMPLER_CONFIG0_FORMAT__MASK)
#define VIVS_NTE_SAMPLER_CONFIG0_ROUND_UV 0x00080000
#define VIVS_NTE_SAMPLER_CONFIG0_ENDIAN__MASK 0x00c00000
#define VIVS_NTE_SAMPLER_CONFIG0_ENDIAN__SHIFT 22
#define VIVS_NTE_SAMPLER_CONFIG0_ENDIAN(x) (((x) << VIVS_NTE_SAMPLER_CONFIG0_ENDIAN__SHIFT) & VIVS_NTE_SAMPLER_CONFIG0_ENDIAN__MASK)
#define VIVS_NTE_SAMPLER_CONFIG0_ANISOTROPY__MASK 0xff000000
#define VIVS_NTE_SAMPLER_CONFIG0_ANISOTROPY__SHIFT 24
#define VIVS_NTE_SAMPLER_CONFIG0_ANISOTROPY(x) (((x) << VIVS_NTE_SAMPLER_CONFIG0_ANISOTROPY__SHIFT) & VIVS_NTE_SAMPLER_CONFIG0_ANISOTROPY__MASK)
#define VIVS_NTE_SAMPLER_SIZE(i0) (0x00010080 + 0x4*(i0))
#define VIVS_NTE_SAMPLER_SIZE_WIDTH__MASK 0x0000ffff
#define VIVS_NTE_SAMPLER_SIZE_WIDTH__SHIFT 0
#define VIVS_NTE_SAMPLER_SIZE_WIDTH(x) (((x) << VIVS_NTE_SAMPLER_SIZE_WIDTH__SHIFT) & VIVS_NTE_SAMPLER_SIZE_WIDTH__MASK)
#define VIVS_NTE_SAMPLER_SIZE_HEIGHT__MASK 0xffff0000
#define VIVS_NTE_SAMPLER_SIZE_HEIGHT__SHIFT 16
#define VIVS_NTE_SAMPLER_SIZE_HEIGHT(x) (((x) << VIVS_NTE_SAMPLER_SIZE_HEIGHT__SHIFT) & VIVS_NTE_SAMPLER_SIZE_HEIGHT__MASK)
#define VIVS_NTE_SAMPLER_LOG_SIZE(i0) (0x00010100 + 0x4*(i0))
#define VIVS_NTE_SAMPLER_LOG_SIZE_WIDTH__MASK 0x000003ff
#define VIVS_NTE_SAMPLER_LOG_SIZE_WIDTH__SHIFT 0
#define VIVS_NTE_SAMPLER_LOG_SIZE_WIDTH(x) (((x) << VIVS_NTE_SAMPLER_LOG_SIZE_WIDTH__SHIFT) & VIVS_NTE_SAMPLER_LOG_SIZE_WIDTH__MASK)
#define VIVS_NTE_SAMPLER_LOG_SIZE_HEIGHT__MASK 0x000ffc00
#define VIVS_NTE_SAMPLER_LOG_SIZE_HEIGHT__SHIFT 10
#define VIVS_NTE_SAMPLER_LOG_SIZE_HEIGHT(x) (((x) << VIVS_NTE_SAMPLER_LOG_SIZE_HEIGHT__SHIFT) & VIVS_NTE_SAMPLER_LOG_SIZE_HEIGHT__MASK)
#define VIVS_NTE_SAMPLER_LOD_CONFIG(i0) (0x00010180 + 0x4*(i0))
#define VIVS_NTE_SAMPLER_LOD_CONFIG_BIAS_ENABLE 0x00000001
#define VIVS_NTE_SAMPLER_LOD_CONFIG_MAX__MASK 0x000007fe
#define VIVS_NTE_SAMPLER_LOD_CONFIG_MAX__SHIFT 1
#define VIVS_NTE_SAMPLER_LOD_CONFIG_MAX(x) (((x) << VIVS_NTE_SAMPLER_LOD_CONFIG_MAX__SHIFT) & VIVS_NTE_SAMPLER_LOD_CONFIG_MAX__MASK)
#define VIVS_NTE_SAMPLER_LOD_CONFIG_MIN__MASK 0x001ff800
#define VIVS_NTE_SAMPLER_LOD_CONFIG_MIN__SHIFT 11
#define VIVS_NTE_SAMPLER_LOD_CONFIG_MIN(x) (((x) << VIVS_NTE_SAMPLER_LOD_CONFIG_MIN__SHIFT) & VIVS_NTE_SAMPLER_LOD_CONFIG_MIN__MASK)
#define VIVS_NTE_SAMPLER_LOD_CONFIG_BIAS__MASK 0x7fe00000
#define VIVS_NTE_SAMPLER_LOD_CONFIG_BIAS__SHIFT 21
#define VIVS_NTE_SAMPLER_LOD_CONFIG_BIAS(x) (((x) << VIVS_NTE_SAMPLER_LOD_CONFIG_BIAS__SHIFT) & VIVS_NTE_SAMPLER_LOD_CONFIG_BIAS__MASK)
#define VIVS_NTE_SAMPLER_UNK10200(i0) (0x00010200 + 0x4*(i0))
#define VIVS_NTE_SAMPLER_UNK10280(i0) (0x00010280 + 0x4*(i0))
#define VIVS_NTE_SAMPLER_UNK10300(i0) (0x00010300 + 0x4*(i0))
#define VIVS_NTE_SAMPLER_CONFIG1(i0) (0x00010380 + 0x4*(i0))
#define VIVS_NTE_SAMPLER_CONFIG1_FORMAT_EXT__MASK 0x0000001f
#define VIVS_NTE_SAMPLER_CONFIG1_FORMAT_EXT__SHIFT 0
#define VIVS_NTE_SAMPLER_CONFIG1_FORMAT_EXT(x) (((x) << VIVS_NTE_SAMPLER_CONFIG1_FORMAT_EXT__SHIFT) & VIVS_NTE_SAMPLER_CONFIG1_FORMAT_EXT__MASK)
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_R__MASK 0x00000700
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_R__SHIFT 8
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_R(x) (((x) << VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_R__SHIFT) & VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_R__MASK)
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_G__MASK 0x00007000
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_G__SHIFT 12
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_G(x) (((x) << VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_G__SHIFT) & VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_G__MASK)
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_B__MASK 0x00070000
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_B__SHIFT 16
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_B(x) (((x) << VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_B__SHIFT) & VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_B__MASK)
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_A__MASK 0x00700000
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_A__SHIFT 20
#define VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_A(x) (((x) << VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_A__SHIFT) & VIVS_NTE_SAMPLER_CONFIG1_SWIZZLE_A__MASK)
#define VIVS_NTE_SAMPLER_CONFIG1_HALIGN__MASK 0x1c000000
#define VIVS_NTE_SAMPLER_CONFIG1_HALIGN__SHIFT 26
#define VIVS_NTE_SAMPLER_CONFIG1_HALIGN(x) (((x) << VIVS_NTE_SAMPLER_CONFIG1_HALIGN__SHIFT) & VIVS_NTE_SAMPLER_CONFIG1_HALIGN__MASK)
#define VIVS_NTE_SAMPLER_UNK10400(i0) (0x00010400 + 0x4*(i0))
#define VIVS_NTE_SAMPLER_UNK10480(i0) (0x00010480 + 0x4*(i0))
#define VIVS_NTE_SAMPLER_ADDR(i0) (0x00010800 + 0x40*(i0))
#define VIVS_NTE_SAMPLER_ADDR__ESIZE 0x00000040
#define VIVS_NTE_SAMPLER_ADDR__LEN 0x00000020
#define VIVS_NTE_SAMPLER_ADDR_LOD(i0, i1) (0x00010800 + 0x40*(i0) + 0x4*(i1))
#define VIVS_NTE_SAMPLER_ADDR_LOD__ESIZE 0x00000004
#define VIVS_NTE_SAMPLER_ADDR_LOD__LEN 0x0000000e
#define VIVS_NTE_UNK12000(i0) (0x00012000 + 0x4*(i0))
#define VIVS_NTE_UNK12000__ESIZE 0x00000004
#define VIVS_NTE_UNK12000__LEN 0x00000100
#define VIVS_NTE_UNK12400(i0) (0x00012400 + 0x4*(i0))
#define VIVS_NTE_UNK12400__ESIZE 0x00000004
#define VIVS_NTE_UNK12400__LEN 0x00000100
#define VIVS_SH 0x00000000
#define VIVS_SH_UNK20000(i0) (0x00020000 + 0x4*(i0))
#define VIVS_SH_UNK20000__ESIZE 0x00000004
#define VIVS_SH_UNK20000__LEN 0x00002000
#define VIVS_SH_INST_MEM(i0) (0x0000c000 + 0x4*(i0))
#define VIVS_SH_INST_MEM__ESIZE 0x00000004
#define VIVS_SH_INST_MEM__LEN 0x00001000
#define VIVS_SH_UNK0C000_MIRROR(i0) (0x00008000 + 0x4*(i0))
#define VIVS_SH_UNK0C000_MIRROR__ESIZE 0x00000004
#define VIVS_SH_UNK0C000_MIRROR__LEN 0x00001000
#define VIVS_SH_UNIFORMS(i0) (0x00030000 + 0x4*(i0))
#define VIVS_SH_UNIFORMS__ESIZE 0x00000004
#define VIVS_SH_UNIFORMS__LEN 0x00000400
#endif /* STATE_3D_XML */
|