1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
|
/*
* Copyright © 2015 Intel Corporation
*
* Permission is hereby granted, free of charge, to any person obtaining a
* copy of this software and associated documentation files (the "Software"),
* to deal in the Software without restriction, including without limitation
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
* and/or sell copies of the Software, and to permit persons to whom the
* Software is furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice (including the next
* paragraph) shall be included in all copies or substantial portions of the
* Software.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
* LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
* FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
* IN THE SOFTWARE.
*/
#include "nir.h"
#include "util/set.h"
#include "util/hash_table.h"
/* This file contains various little helpers for doing simple linking in
* NIR. Eventually, we'll probably want a full-blown varying packing
* implementation in here. Right now, it just deletes unused things.
*/
/**
* Returns the bits in the inputs_read, outputs_written, or
* system_values_read bitfield corresponding to this variable.
*/
static uint64_t
get_variable_io_mask(nir_variable *var, gl_shader_stage stage)
{
if (var->data.location < 0)
return 0;
unsigned location = var->data.patch ?
var->data.location - VARYING_SLOT_PATCH0 : var->data.location;
assert(var->data.mode == nir_var_shader_in ||
var->data.mode == nir_var_shader_out ||
var->data.mode == nir_var_system_value);
assert(var->data.location >= 0);
const struct glsl_type *type = var->type;
if (nir_is_per_vertex_io(var, stage)) {
assert(glsl_type_is_array(type));
type = glsl_get_array_element(type);
}
unsigned slots = glsl_count_attribute_slots(type, false);
return ((1ull << slots) - 1) << location;
}
static void
tcs_add_output_reads(nir_shader *shader, uint64_t *read, uint64_t *patches_read)
{
nir_foreach_function(function, shader) {
if (!function->impl)
continue;
nir_foreach_block(block, function->impl) {
nir_foreach_instr(instr, block) {
if (instr->type != nir_instr_type_intrinsic)
continue;
nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr);
if (intrin->intrinsic != nir_intrinsic_load_deref)
continue;
nir_variable *var =
nir_deref_instr_get_variable(nir_src_as_deref(intrin->src[0]));
if (var->data.mode != nir_var_shader_out)
continue;
if (var->data.patch) {
patches_read[var->data.location_frac] |=
get_variable_io_mask(var, shader->info.stage);
} else {
read[var->data.location_frac] |=
get_variable_io_mask(var, shader->info.stage);
}
}
}
}
}
/**
* Helper for removing unused shader I/O variables, by demoting them to global
* variables (which may then by dead code eliminated).
*
* Example usage is:
*
* progress = nir_remove_unused_io_vars(producer,
* &producer->outputs,
* read, patches_read) ||
* progress;
*
* The "used" should be an array of 4 uint64_ts (probably of VARYING_BIT_*)
* representing each .location_frac used. Note that for vector variables,
* only the first channel (.location_frac) is examined for deciding if the
* variable is used!
*/
bool
nir_remove_unused_io_vars(nir_shader *shader, struct exec_list *var_list,
uint64_t *used_by_other_stage,
uint64_t *used_by_other_stage_patches)
{
bool progress = false;
uint64_t *used;
nir_foreach_variable_safe(var, var_list) {
if (var->data.patch)
used = used_by_other_stage_patches;
else
used = used_by_other_stage;
if (var->data.location < VARYING_SLOT_VAR0 && var->data.location >= 0)
continue;
if (var->data.always_active_io)
continue;
uint64_t other_stage = used[var->data.location_frac];
if (!(other_stage & get_variable_io_mask(var, shader->info.stage))) {
/* This one is invalid, make it a global variable instead */
var->data.location = 0;
var->data.mode = nir_var_global;
exec_node_remove(&var->node);
exec_list_push_tail(&shader->globals, &var->node);
progress = true;
}
}
if (progress)
nir_fixup_deref_modes(shader);
return progress;
}
bool
nir_remove_unused_varyings(nir_shader *producer, nir_shader *consumer)
{
assert(producer->info.stage != MESA_SHADER_FRAGMENT);
assert(consumer->info.stage != MESA_SHADER_VERTEX);
uint64_t read[4] = { 0 }, written[4] = { 0 };
uint64_t patches_read[4] = { 0 }, patches_written[4] = { 0 };
nir_foreach_variable(var, &producer->outputs) {
if (var->data.patch) {
patches_written[var->data.location_frac] |=
get_variable_io_mask(var, producer->info.stage);
} else {
written[var->data.location_frac] |=
get_variable_io_mask(var, producer->info.stage);
}
}
nir_foreach_variable(var, &consumer->inputs) {
if (var->data.patch) {
patches_read[var->data.location_frac] |=
get_variable_io_mask(var, consumer->info.stage);
} else {
read[var->data.location_frac] |=
get_variable_io_mask(var, consumer->info.stage);
}
}
/* Each TCS invocation can read data written by other TCS invocations,
* so even if the outputs are not used by the TES we must also make
* sure they are not read by the TCS before demoting them to globals.
*/
if (producer->info.stage == MESA_SHADER_TESS_CTRL)
tcs_add_output_reads(producer, read, patches_read);
bool progress = false;
progress = nir_remove_unused_io_vars(producer, &producer->outputs, read,
patches_read);
progress = nir_remove_unused_io_vars(consumer, &consumer->inputs, written,
patches_written) || progress;
return progress;
}
static uint8_t
get_interp_type(nir_variable *var, bool default_to_smooth_interp)
{
if (var->data.interpolation != INTERP_MODE_NONE)
return var->data.interpolation;
else if (default_to_smooth_interp)
return INTERP_MODE_SMOOTH;
else
return INTERP_MODE_NONE;
}
#define INTERPOLATE_LOC_SAMPLE 0
#define INTERPOLATE_LOC_CENTROID 1
#define INTERPOLATE_LOC_CENTER 2
static uint8_t
get_interp_loc(nir_variable *var)
{
if (var->data.sample)
return INTERPOLATE_LOC_SAMPLE;
else if (var->data.centroid)
return INTERPOLATE_LOC_CENTROID;
else
return INTERPOLATE_LOC_CENTER;
}
static void
get_slot_component_masks_and_interp_types(struct exec_list *var_list,
uint8_t *comps,
uint8_t *interp_type,
uint8_t *interp_loc,
gl_shader_stage stage,
bool default_to_smooth_interp)
{
nir_foreach_variable_safe(var, var_list) {
assert(var->data.location >= 0);
/* Only remap things that aren't built-ins.
* TODO: add TES patch support.
*/
if (var->data.location >= VARYING_SLOT_VAR0 &&
var->data.location - VARYING_SLOT_VAR0 < 32) {
const struct glsl_type *type = var->type;
if (nir_is_per_vertex_io(var, stage)) {
assert(glsl_type_is_array(type));
type = glsl_get_array_element(type);
}
unsigned location = var->data.location - VARYING_SLOT_VAR0;
unsigned elements =
glsl_get_vector_elements(glsl_without_array(type));
bool dual_slot = glsl_type_is_dual_slot(glsl_without_array(type));
unsigned slots = glsl_count_attribute_slots(type, false);
unsigned comps_slot2 = 0;
for (unsigned i = 0; i < slots; i++) {
interp_type[location + i] =
get_interp_type(var, default_to_smooth_interp);
interp_loc[location + i] = get_interp_loc(var);
if (dual_slot) {
if (i & 1) {
comps[location + i] |= ((1 << comps_slot2) - 1);
} else {
unsigned num_comps = 4 - var->data.location_frac;
comps_slot2 = (elements * 2) - num_comps;
/* Assume ARB_enhanced_layouts packing rules for doubles */
assert(var->data.location_frac == 0 ||
var->data.location_frac == 2);
assert(comps_slot2 <= 4);
comps[location + i] |=
((1 << num_comps) - 1) << var->data.location_frac;
}
} else {
comps[location + i] |=
((1 << elements) - 1) << var->data.location_frac;
}
}
}
}
}
struct varying_loc
{
uint8_t component;
uint32_t location;
};
static void
remap_slots_and_components(struct exec_list *var_list, gl_shader_stage stage,
struct varying_loc (*remap)[4],
uint64_t *slots_used, uint64_t *out_slots_read)
{
uint64_t out_slots_read_tmp = 0;
/* We don't touch builtins so just copy the bitmask */
uint64_t slots_used_tmp =
*slots_used & (((uint64_t)1 << (VARYING_SLOT_VAR0 - 1)) - 1);
nir_foreach_variable(var, var_list) {
assert(var->data.location >= 0);
/* Only remap things that aren't built-ins */
if (var->data.location >= VARYING_SLOT_VAR0 &&
var->data.location - VARYING_SLOT_VAR0 < 32) {
assert(var->data.location - VARYING_SLOT_VAR0 < 32);
const struct glsl_type *type = var->type;
if (nir_is_per_vertex_io(var, stage)) {
assert(glsl_type_is_array(type));
type = glsl_get_array_element(type);
}
unsigned num_slots = glsl_count_attribute_slots(type, false);
bool used_across_stages = false;
bool outputs_read = false;
unsigned location = var->data.location - VARYING_SLOT_VAR0;
struct varying_loc *new_loc = &remap[location][var->data.location_frac];
uint64_t slots = (((uint64_t)1 << num_slots) - 1) << var->data.location;
if (slots & *slots_used)
used_across_stages = true;
if (slots & *out_slots_read)
outputs_read = true;
if (new_loc->location) {
var->data.location = new_loc->location;
var->data.location_frac = new_loc->component;
}
if (var->data.always_active_io) {
/* We can't apply link time optimisations (specifically array
* splitting) to these so we need to copy the existing mask
* otherwise we will mess up the mask for things like partially
* marked arrays.
*/
if (used_across_stages) {
slots_used_tmp |=
*slots_used & (((uint64_t)1 << num_slots) - 1) << var->data.location;
}
if (outputs_read) {
out_slots_read_tmp |=
*out_slots_read & (((uint64_t)1 << num_slots) - 1) << var->data.location;
}
} else {
for (unsigned i = 0; i < num_slots; i++) {
if (used_across_stages)
slots_used_tmp |= (uint64_t)1 << (var->data.location + i);
if (outputs_read)
out_slots_read_tmp |= (uint64_t)1 << (var->data.location + i);
}
}
}
}
*slots_used = slots_used_tmp;
*out_slots_read = out_slots_read_tmp;
}
/* If there are empty components in the slot compact the remaining components
* as close to component 0 as possible. This will make it easier to fill the
* empty components with components from a different slot in a following pass.
*/
static void
compact_components(nir_shader *producer, nir_shader *consumer, uint8_t *comps,
uint8_t *interp_type, uint8_t *interp_loc,
bool default_to_smooth_interp)
{
struct exec_list *input_list = &consumer->inputs;
struct exec_list *output_list = &producer->outputs;
struct varying_loc remap[32][4] = {{{0}, {0}}};
/* Create a cursor for each interpolation type */
unsigned cursor[4] = {0};
/* We only need to pass over one stage and we choose the consumer as it seems
* to cause a larger reduction in instruction counts (tested on i965).
*/
nir_foreach_variable(var, input_list) {
/* Only remap things that aren't builtins.
* TODO: add TES patch support.
*/
if (var->data.location >= VARYING_SLOT_VAR0 &&
var->data.location - VARYING_SLOT_VAR0 < 32) {
/* We can't repack xfb varyings. */
if (var->data.always_active_io)
continue;
const struct glsl_type *type = var->type;
if (nir_is_per_vertex_io(var, consumer->info.stage)) {
assert(glsl_type_is_array(type));
type = glsl_get_array_element(type);
}
/* Skip types that require more complex packing handling.
* TODO: add support for these types.
*/
if (glsl_type_is_array(type) ||
glsl_type_is_dual_slot(type) ||
glsl_type_is_matrix(type) ||
glsl_type_is_struct(type) ||
glsl_type_is_64bit(type))
continue;
/* We ignore complex types above and all other vector types should
* have been split into scalar variables by the lower_io_to_scalar
* pass. The only exeption should by OpenGL xfb varyings.
*/
if (glsl_get_vector_elements(type) != 1)
continue;
unsigned location = var->data.location - VARYING_SLOT_VAR0;
uint8_t used_comps = comps[location];
/* If there are no empty components there is nothing more for us to do.
*/
if (used_comps == 0xf)
continue;
bool found_new_offset = false;
uint8_t interp = get_interp_type(var, default_to_smooth_interp);
for (; cursor[interp] < 32; cursor[interp]++) {
uint8_t cursor_used_comps = comps[cursor[interp]];
/* We couldn't find anywhere to pack the varying continue on. */
if (cursor[interp] == location &&
(var->data.location_frac == 0 ||
cursor_used_comps & ((1 << (var->data.location_frac)) - 1)))
break;
/* We can only pack varyings with matching interpolation types */
if (interp_type[cursor[interp]] != interp)
continue;
/* Interpolation loc must match also.
* TODO: i965 can handle these if they don't match, but the
* radeonsi nir backend handles everything as vec4s and so expects
* this to be the same for all components. We could make this
* check driver specfific or drop it if NIR ever become the only
* radeonsi backend.
*/
if (interp_loc[cursor[interp]] != get_interp_loc(var))
continue;
/* If the slot is empty just skip it for now, compact_var_list()
* can be called after this function to remove empty slots for us.
* TODO: finish implementing compact_var_list() requires array and
* matrix splitting.
*/
if (!cursor_used_comps)
continue;
uint8_t unused_comps = ~cursor_used_comps;
for (unsigned i = 0; i < 4; i++) {
uint8_t new_var_comps = 1 << i;
if (unused_comps & new_var_comps) {
remap[location][var->data.location_frac].component = i;
remap[location][var->data.location_frac].location =
cursor[interp] + VARYING_SLOT_VAR0;
found_new_offset = true;
/* Turn off the mask for the component we are remapping */
if (comps[location] & 1 << var->data.location_frac) {
comps[location] ^= 1 << var->data.location_frac;
comps[cursor[interp]] |= new_var_comps;
}
break;
}
}
if (found_new_offset)
break;
}
}
}
uint64_t zero = 0;
remap_slots_and_components(input_list, consumer->info.stage, remap,
&consumer->info.inputs_read, &zero);
remap_slots_and_components(output_list, producer->info.stage, remap,
&producer->info.outputs_written,
&producer->info.outputs_read);
}
/* We assume that this has been called more-or-less directly after
* remove_unused_varyings. At this point, all of the varyings that we
* aren't going to be using have been completely removed and the
* inputs_read and outputs_written fields in nir_shader_info reflect
* this. Therefore, the total set of valid slots is the OR of the two
* sets of varyings; this accounts for varyings which one side may need
* to read/write even if the other doesn't. This can happen if, for
* instance, an array is used indirectly from one side causing it to be
* unsplittable but directly from the other.
*/
void
nir_compact_varyings(nir_shader *producer, nir_shader *consumer,
bool default_to_smooth_interp)
{
assert(producer->info.stage != MESA_SHADER_FRAGMENT);
assert(consumer->info.stage != MESA_SHADER_VERTEX);
uint8_t comps[32] = {0};
uint8_t interp_type[32] = {0};
uint8_t interp_loc[32] = {0};
get_slot_component_masks_and_interp_types(&producer->outputs, comps,
interp_type, interp_loc,
producer->info.stage,
default_to_smooth_interp);
get_slot_component_masks_and_interp_types(&consumer->inputs, comps,
interp_type, interp_loc,
consumer->info.stage,
default_to_smooth_interp);
compact_components(producer, consumer, comps, interp_type, interp_loc,
default_to_smooth_interp);
}
|