/* * Copyright © 2018 Intel Corporation * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice (including the next * paragraph) shall be included in all copies or substantial portions of the * Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS * IN THE SOFTWARE. */ #include #include #include #include #include #include #include #include "common/gen_gem.h" #include "gen_perf.h" #include "perf/gen_perf_mdapi.h" #include "perf/gen_perf_metrics.h" #include "dev/gen_debug.h" #include "dev/gen_device_info.h" #include "util/bitscan.h" #define FILE_DEBUG_FLAG DEBUG_PERFMON #define MAP_READ (1 << 0) #define MAP_WRITE (1 << 1) static bool get_sysfs_dev_dir(struct gen_perf_config *perf, int fd) { struct stat sb; int min, maj; DIR *drmdir; struct dirent *drm_entry; int len; perf->sysfs_dev_dir[0] = '\0'; if (fstat(fd, &sb)) { DBG("Failed to stat DRM fd\n"); return false; } maj = major(sb.st_rdev); min = minor(sb.st_rdev); if (!S_ISCHR(sb.st_mode)) { DBG("DRM fd is not a character device as expected\n"); return false; } len = snprintf(perf->sysfs_dev_dir, sizeof(perf->sysfs_dev_dir), "/sys/dev/char/%d:%d/device/drm", maj, min); if (len < 0 || len >= sizeof(perf->sysfs_dev_dir)) { DBG("Failed to concatenate sysfs path to drm device\n"); return false; } drmdir = opendir(perf->sysfs_dev_dir); if (!drmdir) { DBG("Failed to open %s: %m\n", perf->sysfs_dev_dir); return false; } while ((drm_entry = readdir(drmdir))) { if ((drm_entry->d_type == DT_DIR || drm_entry->d_type == DT_LNK) && strncmp(drm_entry->d_name, "card", 4) == 0) { len = snprintf(perf->sysfs_dev_dir, sizeof(perf->sysfs_dev_dir), "/sys/dev/char/%d:%d/device/drm/%s", maj, min, drm_entry->d_name); closedir(drmdir); if (len < 0 || len >= sizeof(perf->sysfs_dev_dir)) return false; else return true; } } closedir(drmdir); DBG("Failed to find cardX directory under /sys/dev/char/%d:%d/device/drm\n", maj, min); return false; } static bool read_file_uint64(const char *file, uint64_t *val) { char buf[32]; int fd, n; fd = open(file, 0); if (fd < 0) return false; while ((n = read(fd, buf, sizeof (buf) - 1)) < 0 && errno == EINTR); close(fd); if (n < 0) return false; buf[n] = '\0'; *val = strtoull(buf, NULL, 0); return true; } static bool read_sysfs_drm_device_file_uint64(struct gen_perf_config *perf, const char *file, uint64_t *value) { char buf[512]; int len; len = snprintf(buf, sizeof(buf), "%s/%s", perf->sysfs_dev_dir, file); if (len < 0 || len >= sizeof(buf)) { DBG("Failed to concatenate sys filename to read u64 from\n"); return false; } return read_file_uint64(buf, value); } static void register_oa_config(struct gen_perf_config *perf, const struct gen_perf_query_info *query, uint64_t config_id) { struct gen_perf_query_info *registred_query = gen_perf_query_append_query_info(perf, 0); *registred_query = *query; registred_query->oa_metrics_set_id = config_id; DBG("metric set registred: id = %" PRIu64", guid = %s\n", registred_query->oa_metrics_set_id, query->guid); } static void enumerate_sysfs_metrics(struct gen_perf_config *perf) { DIR *metricsdir = NULL; struct dirent *metric_entry; char buf[256]; int len; len = snprintf(buf, sizeof(buf), "%s/metrics", perf->sysfs_dev_dir); if (len < 0 || len >= sizeof(buf)) { DBG("Failed to concatenate path to sysfs metrics/ directory\n"); return; } metricsdir = opendir(buf); if (!metricsdir) { DBG("Failed to open %s: %m\n", buf); return; } while ((metric_entry = readdir(metricsdir))) { struct hash_entry *entry; if ((metric_entry->d_type != DT_DIR && metric_entry->d_type != DT_LNK) || metric_entry->d_name[0] == '.') continue; DBG("metric set: %s\n", metric_entry->d_name); entry = _mesa_hash_table_search(perf->oa_metrics_table, metric_entry->d_name); if (entry) { uint64_t id; len = snprintf(buf, sizeof(buf), "%s/metrics/%s/id", perf->sysfs_dev_dir, metric_entry->d_name); if (len < 0 || len >= sizeof(buf)) { DBG("Failed to concatenate path to sysfs metric id file\n"); continue; } if (!read_file_uint64(buf, &id)) { DBG("Failed to read metric set id from %s: %m", buf); continue; } register_oa_config(perf, (const struct gen_perf_query_info *)entry->data, id); } else DBG("metric set not known by mesa (skipping)\n"); } closedir(metricsdir); } static bool kernel_has_dynamic_config_support(struct gen_perf_config *perf, int fd) { uint64_t invalid_config_id = UINT64_MAX; return gen_ioctl(fd, DRM_IOCTL_I915_PERF_REMOVE_CONFIG, &invalid_config_id) < 0 && errno == ENOENT; } bool gen_perf_load_metric_id(struct gen_perf_config *perf, const char *guid, uint64_t *metric_id) { char config_path[280]; snprintf(config_path, sizeof(config_path), "%s/metrics/%s/id", perf->sysfs_dev_dir, guid); /* Don't recreate already loaded configs. */ return read_file_uint64(config_path, metric_id); } static void init_oa_configs(struct gen_perf_config *perf, int fd) { hash_table_foreach(perf->oa_metrics_table, entry) { const struct gen_perf_query_info *query = entry->data; struct drm_i915_perf_oa_config config; uint64_t config_id; int ret; if (gen_perf_load_metric_id(perf, query->guid, &config_id)) { DBG("metric set: %s (already loaded)\n", query->guid); register_oa_config(perf, query, config_id); continue; } memset(&config, 0, sizeof(config)); memcpy(config.uuid, query->guid, sizeof(config.uuid)); config.n_mux_regs = query->n_mux_regs; config.mux_regs_ptr = (uintptr_t) query->mux_regs; config.n_boolean_regs = query->n_b_counter_regs; config.boolean_regs_ptr = (uintptr_t) query->b_counter_regs; config.n_flex_regs = query->n_flex_regs; config.flex_regs_ptr = (uintptr_t) query->flex_regs; ret = gen_ioctl(fd, DRM_IOCTL_I915_PERF_ADD_CONFIG, &config); if (ret < 0) { DBG("Failed to load \"%s\" (%s) metrics set in kernel: %s\n", query->name, query->guid, strerror(errno)); continue; } register_oa_config(perf, query, ret); DBG("metric set: %s (added)\n", query->guid); } } static void compute_topology_builtins(struct gen_perf_config *perf, const struct gen_device_info *devinfo) { perf->sys_vars.slice_mask = devinfo->slice_masks; perf->sys_vars.n_eu_slices = devinfo->num_slices; for (int i = 0; i < sizeof(devinfo->subslice_masks[i]); i++) { perf->sys_vars.n_eu_sub_slices += __builtin_popcount(devinfo->subslice_masks[i]); } for (int i = 0; i < sizeof(devinfo->eu_masks); i++) perf->sys_vars.n_eus += __builtin_popcount(devinfo->eu_masks[i]); perf->sys_vars.eu_threads_count = devinfo->num_thread_per_eu; /* The subslice mask builtin contains bits for all slices. Prior to Gen11 * it had groups of 3bits for each slice, on Gen11 it's 8bits for each * slice. * * Ideally equations would be updated to have a slice/subslice query * function/operator. */ perf->sys_vars.subslice_mask = 0; int bits_per_subslice = devinfo->gen == 11 ? 8 : 3; for (int s = 0; s < util_last_bit(devinfo->slice_masks); s++) { for (int ss = 0; ss < (devinfo->subslice_slice_stride * 8); ss++) { if (gen_device_info_subslice_available(devinfo, s, ss)) perf->sys_vars.subslice_mask |= 1ULL << (s * bits_per_subslice + ss); } } } static bool init_oa_sys_vars(struct gen_perf_config *perf, const struct gen_device_info *devinfo) { uint64_t min_freq_mhz = 0, max_freq_mhz = 0; if (!read_sysfs_drm_device_file_uint64(perf, "gt_min_freq_mhz", &min_freq_mhz)) return false; if (!read_sysfs_drm_device_file_uint64(perf, "gt_max_freq_mhz", &max_freq_mhz)) return false; memset(&perf->sys_vars, 0, sizeof(perf->sys_vars)); perf->sys_vars.gt_min_freq = min_freq_mhz * 1000000; perf->sys_vars.gt_max_freq = max_freq_mhz * 1000000; perf->sys_vars.timestamp_frequency = devinfo->timestamp_frequency; perf->sys_vars.revision = devinfo->revision; compute_topology_builtins(perf, devinfo); return true; } typedef void (*perf_register_oa_queries_t)(struct gen_perf_config *); static perf_register_oa_queries_t get_register_queries_function(const struct gen_device_info *devinfo) { if (devinfo->is_haswell) return gen_oa_register_queries_hsw; if (devinfo->is_cherryview) return gen_oa_register_queries_chv; if (devinfo->is_broadwell) return gen_oa_register_queries_bdw; if (devinfo->is_broxton) return gen_oa_register_queries_bxt; if (devinfo->is_skylake) { if (devinfo->gt == 2) return gen_oa_register_queries_sklgt2; if (devinfo->gt == 3) return gen_oa_register_queries_sklgt3; if (devinfo->gt == 4) return gen_oa_register_queries_sklgt4; } if (devinfo->is_kabylake) { if (devinfo->gt == 2) return gen_oa_register_queries_kblgt2; if (devinfo->gt == 3) return gen_oa_register_queries_kblgt3; } if (devinfo->is_geminilake) return gen_oa_register_queries_glk; if (devinfo->is_coffeelake) { if (devinfo->gt == 2) return gen_oa_register_queries_cflgt2; if (devinfo->gt == 3) return gen_oa_register_queries_cflgt3; } if (devinfo->is_cannonlake) return gen_oa_register_queries_cnl; if (devinfo->gen == 11) return gen_oa_register_queries_icl; return NULL; } bool gen_perf_load_oa_metrics(struct gen_perf_config *perf, int fd, const struct gen_device_info *devinfo) { perf_register_oa_queries_t oa_register = get_register_queries_function(devinfo); bool i915_perf_oa_available = false; struct stat sb; /* The existence of this sysctl parameter implies the kernel supports * the i915 perf interface. */ if (stat("/proc/sys/dev/i915/perf_stream_paranoid", &sb) == 0) { /* If _paranoid == 1 then on Gen8+ we won't be able to access OA * metrics unless running as root. */ if (devinfo->is_haswell) i915_perf_oa_available = true; else { uint64_t paranoid = 1; read_file_uint64("/proc/sys/dev/i915/perf_stream_paranoid", ¶noid); if (paranoid == 0 || geteuid() == 0) i915_perf_oa_available = true; } } if (!i915_perf_oa_available || !oa_register || !get_sysfs_dev_dir(perf, fd) || !init_oa_sys_vars(perf, devinfo)) return false; perf->oa_metrics_table = _mesa_hash_table_create(perf, _mesa_key_hash_string, _mesa_key_string_equal); /* Index all the metric sets mesa knows about before looking to see what * the kernel is advertising. */ oa_register(perf); if (likely((INTEL_DEBUG & DEBUG_NO_OACONFIG) == 0) && kernel_has_dynamic_config_support(perf, fd)) init_oa_configs(perf, fd); else enumerate_sysfs_metrics(perf); return true; } /* Accumulate 32bits OA counters */ static inline void accumulate_uint32(const uint32_t *report0, const uint32_t *report1, uint64_t *accumulator) { *accumulator += (uint32_t)(*report1 - *report0); } /* Accumulate 40bits OA counters */ static inline void accumulate_uint40(int a_index, const uint32_t *report0, const uint32_t *report1, uint64_t *accumulator) { const uint8_t *high_bytes0 = (uint8_t *)(report0 + 40); const uint8_t *high_bytes1 = (uint8_t *)(report1 + 40); uint64_t high0 = (uint64_t)(high_bytes0[a_index]) << 32; uint64_t high1 = (uint64_t)(high_bytes1[a_index]) << 32; uint64_t value0 = report0[a_index + 4] | high0; uint64_t value1 = report1[a_index + 4] | high1; uint64_t delta; if (value0 > value1) delta = (1ULL << 40) + value1 - value0; else delta = value1 - value0; *accumulator += delta; } static void gen8_read_report_clock_ratios(const uint32_t *report, uint64_t *slice_freq_hz, uint64_t *unslice_freq_hz) { /* The lower 16bits of the RPT_ID field of the OA reports contains a * snapshot of the bits coming from the RP_FREQ_NORMAL register and is * divided this way : * * RPT_ID[31:25]: RP_FREQ_NORMAL[20:14] (low squashed_slice_clock_frequency) * RPT_ID[10:9]: RP_FREQ_NORMAL[22:21] (high squashed_slice_clock_frequency) * RPT_ID[8:0]: RP_FREQ_NORMAL[31:23] (squashed_unslice_clock_frequency) * * RP_FREQ_NORMAL[31:23]: Software Unslice Ratio Request * Multiple of 33.33MHz 2xclk (16 MHz 1xclk) * * RP_FREQ_NORMAL[22:14]: Software Slice Ratio Request * Multiple of 33.33MHz 2xclk (16 MHz 1xclk) */ uint32_t unslice_freq = report[0] & 0x1ff; uint32_t slice_freq_low = (report[0] >> 25) & 0x7f; uint32_t slice_freq_high = (report[0] >> 9) & 0x3; uint32_t slice_freq = slice_freq_low | (slice_freq_high << 7); *slice_freq_hz = slice_freq * 16666667ULL; *unslice_freq_hz = unslice_freq * 16666667ULL; } void gen_perf_query_result_read_frequencies(struct gen_perf_query_result *result, const struct gen_device_info *devinfo, const uint32_t *start, const uint32_t *end) { /* Slice/Unslice frequency is only available in the OA reports when the * "Disable OA reports due to clock ratio change" field in * OA_DEBUG_REGISTER is set to 1. This is how the kernel programs this * global register (see drivers/gpu/drm/i915/i915_perf.c) * * Documentation says this should be available on Gen9+ but experimentation * shows that Gen8 reports similar values, so we enable it there too. */ if (devinfo->gen < 8) return; gen8_read_report_clock_ratios(start, &result->slice_frequency[0], &result->unslice_frequency[0]); gen8_read_report_clock_ratios(end, &result->slice_frequency[1], &result->unslice_frequency[1]); } void gen_perf_query_result_accumulate(struct gen_perf_query_result *result, const struct gen_perf_query_info *query, const uint32_t *start, const uint32_t *end) { int i, idx = 0; result->hw_id = start[2]; result->reports_accumulated++; switch (query->oa_format) { case I915_OA_FORMAT_A32u40_A4u32_B8_C8: accumulate_uint32(start + 1, end + 1, result->accumulator + idx++); /* timestamp */ accumulate_uint32(start + 3, end + 3, result->accumulator + idx++); /* clock */ /* 32x 40bit A counters... */ for (i = 0; i < 32; i++) accumulate_uint40(i, start, end, result->accumulator + idx++); /* 4x 32bit A counters... */ for (i = 0; i < 4; i++) accumulate_uint32(start + 36 + i, end + 36 + i, result->accumulator + idx++); /* 8x 32bit B counters + 8x 32bit C counters... */ for (i = 0; i < 16; i++) accumulate_uint32(start + 48 + i, end + 48 + i, result->accumulator + idx++); break; case I915_OA_FORMAT_A45_B8_C8: accumulate_uint32(start + 1, end + 1, result->accumulator); /* timestamp */ for (i = 0; i < 61; i++) accumulate_uint32(start + 3 + i, end + 3 + i, result->accumulator + 1 + i); break; default: unreachable("Can't accumulate OA counters in unknown format"); } } void gen_perf_query_result_clear(struct gen_perf_query_result *result) { memset(result, 0, sizeof(*result)); result->hw_id = 0xffffffff; /* invalid */ } static void fill_mdapi_perf_query_counter(struct gen_perf_query_info *query, const char *name, uint32_t data_offset, uint32_t data_size, enum gen_perf_counter_data_type data_type) { struct gen_perf_query_counter *counter = &query->counters[query->n_counters]; assert(query->n_counters <= query->max_counters); counter->name = name; counter->desc = "Raw counter value"; counter->type = GEN_PERF_COUNTER_TYPE_RAW; counter->data_type = data_type; counter->offset = data_offset; query->n_counters++; assert(counter->offset + gen_perf_query_counter_get_size(counter) <= query->data_size); } #define MDAPI_QUERY_ADD_COUNTER(query, struct_name, field_name, type_name) \ fill_mdapi_perf_query_counter(query, #field_name, \ (uint8_t *) &struct_name.field_name - \ (uint8_t *) &struct_name, \ sizeof(struct_name.field_name), \ GEN_PERF_COUNTER_DATA_TYPE_##type_name) #define MDAPI_QUERY_ADD_ARRAY_COUNTER(ctx, query, struct_name, field_name, idx, type_name) \ fill_mdapi_perf_query_counter(query, \ ralloc_asprintf(ctx, "%s%i", #field_name, idx), \ (uint8_t *) &struct_name.field_name[idx] - \ (uint8_t *) &struct_name, \ sizeof(struct_name.field_name[0]), \ GEN_PERF_COUNTER_DATA_TYPE_##type_name) void gen_perf_query_register_mdapi_oa_query(const struct gen_device_info *devinfo, struct gen_perf_config *perf) { struct gen_perf_query_info *query = NULL; /* MDAPI requires different structures for pretty much every generation * (right now we have definitions for gen 7 to 11). */ if (!(devinfo->gen >= 7 && devinfo->gen <= 11)) return; switch (devinfo->gen) { case 7: { query = gen_perf_query_append_query_info(perf, 1 + 45 + 16 + 7); query->oa_format = I915_OA_FORMAT_A45_B8_C8; struct gen7_mdapi_metrics metric_data; query->data_size = sizeof(metric_data); MDAPI_QUERY_ADD_COUNTER(query, metric_data, TotalTime, UINT64); for (int i = 0; i < ARRAY_SIZE(metric_data.ACounters); i++) { MDAPI_QUERY_ADD_ARRAY_COUNTER(perf->queries, query, metric_data, ACounters, i, UINT64); } for (int i = 0; i < ARRAY_SIZE(metric_data.NOACounters); i++) { MDAPI_QUERY_ADD_ARRAY_COUNTER(perf->queries, query, metric_data, NOACounters, i, UINT64); } MDAPI_QUERY_ADD_COUNTER(query, metric_data, PerfCounter1, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, PerfCounter2, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, SplitOccured, BOOL32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, CoreFrequencyChanged, BOOL32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, CoreFrequency, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, ReportId, UINT32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, ReportsCount, UINT32); break; } case 8: { query = gen_perf_query_append_query_info(perf, 2 + 36 + 16 + 16); query->oa_format = I915_OA_FORMAT_A32u40_A4u32_B8_C8; struct gen8_mdapi_metrics metric_data; query->data_size = sizeof(metric_data); MDAPI_QUERY_ADD_COUNTER(query, metric_data, TotalTime, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, GPUTicks, UINT64); for (int i = 0; i < ARRAY_SIZE(metric_data.OaCntr); i++) { MDAPI_QUERY_ADD_ARRAY_COUNTER(perf->queries, query, metric_data, OaCntr, i, UINT64); } for (int i = 0; i < ARRAY_SIZE(metric_data.NoaCntr); i++) { MDAPI_QUERY_ADD_ARRAY_COUNTER(perf->queries, query, metric_data, NoaCntr, i, UINT64); } MDAPI_QUERY_ADD_COUNTER(query, metric_data, BeginTimestamp, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, Reserved1, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, Reserved2, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, Reserved3, UINT32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, OverrunOccured, BOOL32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, MarkerUser, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, MarkerDriver, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, SliceFrequency, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, UnsliceFrequency, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, PerfCounter1, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, PerfCounter2, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, SplitOccured, BOOL32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, CoreFrequencyChanged, BOOL32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, CoreFrequency, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, ReportId, UINT32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, ReportsCount, UINT32); break; } case 9: case 10: case 11: { query = gen_perf_query_append_query_info(perf, 2 + 36 + 16 + 16 + 16 + 2); query->oa_format = I915_OA_FORMAT_A32u40_A4u32_B8_C8; struct gen9_mdapi_metrics metric_data; query->data_size = sizeof(metric_data); MDAPI_QUERY_ADD_COUNTER(query, metric_data, TotalTime, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, GPUTicks, UINT64); for (int i = 0; i < ARRAY_SIZE(metric_data.OaCntr); i++) { MDAPI_QUERY_ADD_ARRAY_COUNTER(perf->queries, query, metric_data, OaCntr, i, UINT64); } for (int i = 0; i < ARRAY_SIZE(metric_data.NoaCntr); i++) { MDAPI_QUERY_ADD_ARRAY_COUNTER(perf->queries, query, metric_data, NoaCntr, i, UINT64); } MDAPI_QUERY_ADD_COUNTER(query, metric_data, BeginTimestamp, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, Reserved1, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, Reserved2, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, Reserved3, UINT32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, OverrunOccured, BOOL32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, MarkerUser, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, MarkerDriver, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, SliceFrequency, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, UnsliceFrequency, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, PerfCounter1, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, PerfCounter2, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, SplitOccured, BOOL32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, CoreFrequencyChanged, BOOL32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, CoreFrequency, UINT64); MDAPI_QUERY_ADD_COUNTER(query, metric_data, ReportId, UINT32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, ReportsCount, UINT32); for (int i = 0; i < ARRAY_SIZE(metric_data.UserCntr); i++) { MDAPI_QUERY_ADD_ARRAY_COUNTER(perf->queries, query, metric_data, UserCntr, i, UINT64); } MDAPI_QUERY_ADD_COUNTER(query, metric_data, UserCntrCfgId, UINT32); MDAPI_QUERY_ADD_COUNTER(query, metric_data, Reserved4, UINT32); break; } default: unreachable("Unsupported gen"); break; } query->kind = GEN_PERF_QUERY_TYPE_RAW; query->name = "Intel_Raw_Hardware_Counters_Set_0_Query"; query->guid = GEN_PERF_QUERY_GUID_MDAPI; { /* Accumulation buffer offsets copied from an actual query... */ const struct gen_perf_query_info *copy_query = &perf->queries[0]; query->gpu_time_offset = copy_query->gpu_time_offset; query->gpu_clock_offset = copy_query->gpu_clock_offset; query->a_offset = copy_query->a_offset; query->b_offset = copy_query->b_offset; query->c_offset = copy_query->c_offset; } } void gen_perf_query_register_mdapi_statistic_query(const struct gen_device_info *devinfo, struct gen_perf_config *perf) { if (!(devinfo->gen >= 7 && devinfo->gen <= 11)) return; struct gen_perf_query_info *query = gen_perf_query_append_query_info(perf, MAX_STAT_COUNTERS); query->kind = GEN_PERF_QUERY_TYPE_PIPELINE; query->name = "Intel_Raw_Pipeline_Statistics_Query"; /* The order has to match mdapi_pipeline_metrics. */ gen_perf_query_info_add_basic_stat_reg(query, IA_VERTICES_COUNT, "N vertices submitted"); gen_perf_query_info_add_basic_stat_reg(query, IA_PRIMITIVES_COUNT, "N primitives submitted"); gen_perf_query_info_add_basic_stat_reg(query, VS_INVOCATION_COUNT, "N vertex shader invocations"); gen_perf_query_info_add_basic_stat_reg(query, GS_INVOCATION_COUNT, "N geometry shader invocations"); gen_perf_query_info_add_basic_stat_reg(query, GS_PRIMITIVES_COUNT, "N geometry shader primitives emitted"); gen_perf_query_info_add_basic_stat_reg(query, CL_INVOCATION_COUNT, "N primitives entering clipping"); gen_perf_query_info_add_basic_stat_reg(query, CL_PRIMITIVES_COUNT, "N primitives leaving clipping"); if (devinfo->is_haswell || devinfo->gen == 8) { gen_perf_query_info_add_stat_reg(query, PS_INVOCATION_COUNT, 1, 4, "N fragment shader invocations", "N fragment shader invocations"); } else { gen_perf_query_info_add_basic_stat_reg(query, PS_INVOCATION_COUNT, "N fragment shader invocations"); } gen_perf_query_info_add_basic_stat_reg(query, HS_INVOCATION_COUNT, "N TCS shader invocations"); gen_perf_query_info_add_basic_stat_reg(query, DS_INVOCATION_COUNT, "N TES shader invocations"); if (devinfo->gen >= 7) { gen_perf_query_info_add_basic_stat_reg(query, CS_INVOCATION_COUNT, "N compute shader invocations"); } if (devinfo->gen >= 10) { /* Reuse existing CS invocation register until we can expose this new * one. */ gen_perf_query_info_add_basic_stat_reg(query, CS_INVOCATION_COUNT, "Reserved1"); } query->data_size = sizeof(uint64_t) * query->n_counters; } uint64_t gen_perf_query_get_metric_id(struct gen_perf_config *perf, const struct gen_perf_query_info *query) { /* These queries are know not to ever change, their config ID has been * loaded upon the first query creation. No need to look them up again. */ if (query->kind == GEN_PERF_QUERY_TYPE_OA) return query->oa_metrics_set_id; assert(query->kind == GEN_PERF_QUERY_TYPE_RAW); /* Raw queries can be reprogrammed up by an external application/library. * When a raw query is used for the first time it's id is set to a value != * 0. When it stops being used the id returns to 0. No need to reload the * ID when it's already loaded. */ if (query->oa_metrics_set_id != 0) { DBG("Raw query '%s' guid=%s using cached ID: %"PRIu64"\n", query->name, query->guid, query->oa_metrics_set_id); return query->oa_metrics_set_id; } struct gen_perf_query_info *raw_query = (struct gen_perf_query_info *)query; if (!gen_perf_load_metric_id(perf, query->guid, &raw_query->oa_metrics_set_id)) { DBG("Unable to read query guid=%s ID, falling back to test config\n", query->guid); raw_query->oa_metrics_set_id = 1ULL; } else { DBG("Raw query '%s'guid=%s loaded ID: %"PRIu64"\n", query->name, query->guid, query->oa_metrics_set_id); } return query->oa_metrics_set_id; } struct oa_sample_buf * gen_perf_get_free_sample_buf(struct gen_perf_context *perf_ctx) { struct exec_node *node = exec_list_pop_head(&perf_ctx->free_sample_buffers); struct oa_sample_buf *buf; if (node) buf = exec_node_data(struct oa_sample_buf, node, link); else { buf = ralloc_size(perf_ctx->perf, sizeof(*buf)); exec_node_init(&buf->link); buf->refcount = 0; buf->len = 0; } return buf; } void gen_perf_reap_old_sample_buffers(struct gen_perf_context *perf_ctx) { struct exec_node *tail_node = exec_list_get_tail(&perf_ctx->sample_buffers); struct oa_sample_buf *tail_buf = exec_node_data(struct oa_sample_buf, tail_node, link); /* Remove all old, unreferenced sample buffers walking forward from * the head of the list, except always leave at least one node in * the list so we always have a node to reference when we Begin * a new query. */ foreach_list_typed_safe(struct oa_sample_buf, buf, link, &perf_ctx->sample_buffers) { if (buf->refcount == 0 && buf != tail_buf) { exec_node_remove(&buf->link); exec_list_push_head(&perf_ctx->free_sample_buffers, &buf->link); } else return; } } void gen_perf_free_sample_bufs(struct gen_perf_context *perf_ctx) { foreach_list_typed_safe(struct oa_sample_buf, buf, link, &perf_ctx->free_sample_buffers) ralloc_free(buf); exec_list_make_empty(&perf_ctx->free_sample_buffers); } /******************************************************************************/ /** * Emit MI_STORE_REGISTER_MEM commands to capture all of the * pipeline statistics for the performance query object. */ void gen_perf_snapshot_statistics_registers(void *context, struct gen_perf_config *perf, struct gen_perf_query_object *obj, uint32_t offset_in_bytes) { const struct gen_perf_query_info *query = obj->queryinfo; const int n_counters = query->n_counters; for (int i = 0; i < n_counters; i++) { const struct gen_perf_query_counter *counter = &query->counters[i]; assert(counter->data_type == GEN_PERF_COUNTER_DATA_TYPE_UINT64); perf->vtbl.store_register_mem64(context, obj->pipeline_stats.bo, counter->pipeline_stat.reg, offset_in_bytes + i * sizeof(uint64_t)); } } void gen_perf_close(struct gen_perf_context *perfquery, const struct gen_perf_query_info *query) { if (perfquery->oa_stream_fd != -1) { close(perfquery->oa_stream_fd); perfquery->oa_stream_fd = -1; } if (query->kind == GEN_PERF_QUERY_TYPE_RAW) { struct gen_perf_query_info *raw_query = (struct gen_perf_query_info *) query; raw_query->oa_metrics_set_id = 0; } } bool gen_perf_open(struct gen_perf_context *perf_ctx, int metrics_set_id, int report_format, int period_exponent, int drm_fd, uint32_t ctx_id) { uint64_t properties[] = { /* Single context sampling */ DRM_I915_PERF_PROP_CTX_HANDLE, ctx_id, /* Include OA reports in samples */ DRM_I915_PERF_PROP_SAMPLE_OA, true, /* OA unit configuration */ DRM_I915_PERF_PROP_OA_METRICS_SET, metrics_set_id, DRM_I915_PERF_PROP_OA_FORMAT, report_format, DRM_I915_PERF_PROP_OA_EXPONENT, period_exponent, }; struct drm_i915_perf_open_param param = { .flags = I915_PERF_FLAG_FD_CLOEXEC | I915_PERF_FLAG_FD_NONBLOCK | I915_PERF_FLAG_DISABLED, .num_properties = ARRAY_SIZE(properties) / 2, .properties_ptr = (uintptr_t) properties, }; int fd = gen_ioctl(drm_fd, DRM_IOCTL_I915_PERF_OPEN, ¶m); if (fd == -1) { DBG("Error opening gen perf OA stream: %m\n"); return false; } perf_ctx->oa_stream_fd = fd; perf_ctx->current_oa_metrics_set_id = metrics_set_id; perf_ctx->current_oa_format = report_format; return true; } bool gen_perf_inc_n_users(struct gen_perf_context *perf_ctx) { if (perf_ctx->n_oa_users == 0 && gen_ioctl(perf_ctx->oa_stream_fd, I915_PERF_IOCTL_ENABLE, 0) < 0) { return false; } ++perf_ctx->n_oa_users; return true; } void gen_perf_dec_n_users(struct gen_perf_context *perf_ctx) { /* Disabling the i915 perf stream will effectively disable the OA * counters. Note it's important to be sure there are no outstanding * MI_RPC commands at this point since they could stall the CS * indefinitely once OACONTROL is disabled. */ --perf_ctx->n_oa_users; if (perf_ctx->n_oa_users == 0 && gen_ioctl(perf_ctx->oa_stream_fd, I915_PERF_IOCTL_DISABLE, 0) < 0) { DBG("WARNING: Error disabling gen perf stream: %m\n"); } } void gen_perf_init_context(struct gen_perf_context *perf_ctx, struct gen_perf_config *perf_cfg, void * ctx, /* driver context (eg, brw_context) */ void * bufmgr, /* eg brw_bufmgr */ const struct gen_device_info *devinfo, uint32_t hw_ctx, int drm_fd) { perf_ctx->perf = perf_cfg; perf_ctx->ctx = ctx; perf_ctx->bufmgr = bufmgr; perf_ctx->drm_fd = drm_fd; perf_ctx->hw_ctx = hw_ctx; perf_ctx->devinfo = devinfo; perf_ctx->unaccumulated = ralloc_array(ctx, struct gen_perf_query_object *, 2); perf_ctx->unaccumulated_elements = 0; perf_ctx->unaccumulated_array_size = 2; exec_list_make_empty(&perf_ctx->sample_buffers); exec_list_make_empty(&perf_ctx->free_sample_buffers); /* It's convenient to guarantee that this linked list of sample * buffers is never empty so we add an empty head so when we * Begin an OA query we can always take a reference on a buffer * in this list. */ struct oa_sample_buf *buf = gen_perf_get_free_sample_buf(perf_ctx); exec_list_push_head(&perf_ctx->sample_buffers, &buf->link); perf_ctx->oa_stream_fd = -1; perf_ctx->next_query_start_report_id = 1000; }