/* * Copyright 2012 Advanced Micro Devices, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * on the rights to use, copy, modify, merge, publish, distribute, sub * license, and/or sell copies of the Software, and to permit persons to whom * the Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice (including the next * paragraph) shall be included in all copies or substantial portions of the * Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL * THE AUTHOR(S) AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE * USE OR OTHER DEALINGS IN THE SOFTWARE. * * Authors: * Christian König */ #ifndef SI_STATE_H #define SI_STATE_H #include "si_pm4.h" #include "../radeon/r600_pipe_common.h" struct si_screen; struct si_state_blend { struct si_pm4_state pm4; uint32_t cb_target_mask; bool alpha_to_one; }; struct si_state_viewport { struct si_pm4_state pm4; struct pipe_viewport_state viewport; }; struct si_state_rasterizer { struct si_pm4_state pm4; bool flatshade; bool two_side; bool multisample_enable; bool line_stipple_enable; unsigned sprite_coord_enable; unsigned pa_sc_line_stipple; unsigned pa_su_sc_mode_cntl; unsigned pa_cl_clip_cntl; unsigned pa_cl_vs_out_cntl; unsigned clip_plane_enable; float offset_units; float offset_scale; }; struct si_state_dsa { struct si_pm4_state pm4; float alpha_ref; unsigned alpha_func; unsigned db_render_control; uint8_t valuemask[2]; uint8_t writemask[2]; }; struct si_vertex_element { unsigned count; uint32_t rsrc_word3[PIPE_MAX_ATTRIBS]; struct pipe_vertex_element elements[PIPE_MAX_ATTRIBS]; }; union si_state { struct { struct si_pm4_state *init; struct si_state_blend *blend; struct si_pm4_state *blend_color; struct si_pm4_state *clip; struct si_pm4_state *sample_mask; struct si_pm4_state *scissor; struct si_state_viewport *viewport; struct si_state_rasterizer *rasterizer; struct si_state_dsa *dsa; struct si_pm4_state *fb_rs; struct si_pm4_state *fb_blend; struct si_pm4_state *dsa_stencil_ref; struct si_pm4_state *es; struct si_pm4_state *gs; struct si_pm4_state *gs_rings; struct si_pm4_state *gs_sampler; struct si_pm4_state *gs_onoff; struct si_pm4_state *vs; struct si_pm4_state *vs_sampler; struct si_pm4_state *ps; struct si_pm4_state *ps_sampler; struct si_pm4_state *spi; struct si_pm4_state *vertex_buffers; struct si_pm4_state *draw_info; struct si_pm4_state *draw; } named; struct si_pm4_state *array[0]; }; #define NUM_TEX_UNITS 16 /* User sampler views: 0..15 * FMASK sampler views: 16..31 (no sampler states) */ #define FMASK_TEX_OFFSET NUM_TEX_UNITS #define NUM_SAMPLER_VIEWS (FMASK_TEX_OFFSET+NUM_TEX_UNITS) #define NUM_SAMPLER_STATES NUM_TEX_UNITS #define NUM_PIPE_CONST_BUFFERS 16 #define NUM_CONST_BUFFERS (NUM_PIPE_CONST_BUFFERS + 1) #define SI_RING_ESGS 0 #define SI_RING_GSVS 1 /* This represents resource descriptors in memory, such as buffer resources, * image resources, and sampler states. */ struct si_descriptors { struct r600_atom atom; /* The size of one resource descriptor. */ unsigned element_dw_size; /* The maximum number of resource descriptors. */ unsigned num_elements; /* The buffer where resource descriptors are stored. */ struct r600_resource *buffer; /* The i-th bit is set if that element is dirty (changed but not emitted). */ unsigned dirty_mask; /* The i-th bit is set if that element is enabled (non-NULL resource). */ unsigned enabled_mask; /* We can't update descriptors directly because the GPU might be * reading them at the same time, so we have to update them * in a copy-on-write manner. Each such copy is called a context, * which is just another array descriptors in the same buffer. */ unsigned current_context_id; /* The size of a context, should be equal to 4*element_dw_size*num_elements. */ unsigned context_size; /* The shader userdata register where the 64-bit pointer to the descriptor * array will be stored. */ unsigned shader_userdata_reg; }; struct si_sampler_views { struct si_descriptors desc; struct pipe_sampler_view *views[NUM_SAMPLER_VIEWS]; uint32_t *desc_data[NUM_SAMPLER_VIEWS]; }; struct si_buffer_resources { struct si_descriptors desc; unsigned num_buffers; enum radeon_bo_usage shader_usage; /* READ, WRITE, or READWRITE */ enum radeon_bo_priority priority; struct pipe_resource **buffers; /* this has num_buffers elements */ uint32_t *desc_storage; /* this has num_buffers*4 elements */ uint32_t **desc_data; /* an array of pointers pointing to desc_storage */ }; #define si_pm4_block_idx(member) \ (offsetof(union si_state, named.member) / sizeof(struct si_pm4_state *)) #define si_pm4_state_changed(sctx, member) \ ((sctx)->queued.named.member != (sctx)->emitted.named.member) #define si_pm4_bind_state(sctx, member, value) \ do { \ (sctx)->queued.named.member = (value); \ } while(0) #define si_pm4_delete_state(sctx, member, value) \ do { \ if ((sctx)->queued.named.member == (value)) { \ (sctx)->queued.named.member = NULL; \ } \ si_pm4_free_state(sctx, (struct si_pm4_state *)(value), \ si_pm4_block_idx(member)); \ } while(0) #define si_pm4_set_state(sctx, member, value) \ do { \ if ((sctx)->queued.named.member != (value)) { \ si_pm4_free_state(sctx, \ (struct si_pm4_state *)(sctx)->queued.named.member, \ si_pm4_block_idx(member)); \ (sctx)->queued.named.member = (value); \ } \ } while(0) /* si_descriptors.c */ void si_set_sampler_view(struct si_context *sctx, unsigned shader, unsigned slot, struct pipe_sampler_view *view, unsigned *view_desc); void si_set_ring_buffer(struct pipe_context *ctx, uint shader, uint slot, struct pipe_constant_buffer *input, unsigned stride, unsigned num_records, bool add_tid, bool swizzle, unsigned element_size, unsigned index_stride); void si_init_all_descriptors(struct si_context *sctx); void si_release_all_descriptors(struct si_context *sctx); void si_all_descriptors_begin_new_cs(struct si_context *sctx); void si_copy_buffer(struct si_context *sctx, struct pipe_resource *dst, struct pipe_resource *src, uint64_t dst_offset, uint64_t src_offset, unsigned size); void si_upload_const_buffer(struct si_context *sctx, struct r600_resource **rbuffer, const uint8_t *ptr, unsigned size, uint32_t *const_offset); /* si_state.c */ struct si_pipe_shader_selector; boolean si_is_format_supported(struct pipe_screen *screen, enum pipe_format format, enum pipe_texture_target target, unsigned sample_count, unsigned usage); int si_shader_select(struct pipe_context *ctx, struct si_pipe_shader_selector *sel); void si_init_state_functions(struct si_context *sctx); void si_init_config(struct si_context *sctx); unsigned cik_bank_wh(unsigned bankwh); unsigned cik_db_pipe_config(struct si_screen *sscreen, unsigned tile_mode); unsigned cik_macro_tile_aspect(unsigned macro_tile_aspect); unsigned cik_tile_split(unsigned tile_split); unsigned si_tile_mode_index(struct r600_texture *rtex, unsigned level, bool stencil); /* si_state_draw.c */ extern const struct r600_atom si_atom_cache_flush; void si_emit_cache_flush(struct r600_common_context *sctx, struct r600_atom *atom); void si_draw_vbo(struct pipe_context *ctx, const struct pipe_draw_info *dinfo); /* si_commands.c */ void si_cmd_context_control(struct si_pm4_state *pm4); void si_cmd_draw_index_2(struct si_pm4_state *pm4, uint32_t max_size, uint64_t index_base, uint32_t index_count, uint32_t initiator, bool predicate); void si_cmd_draw_index_auto(struct si_pm4_state *pm4, uint32_t count, uint32_t initiator, bool predicate); void si_cmd_surface_sync(struct si_pm4_state *pm4, uint32_t cp_coher_cntl); #endif