/* * Copyright (C) 2016 Rob Clark * Copyright © 2018 Google, Inc. * * Permission is hereby granted, free of charge, to any person obtaining a * copy of this software and associated documentation files (the "Software"), * to deal in the Software without restriction, including without limitation * the rights to use, copy, modify, merge, publish, distribute, sublicense, * and/or sell copies of the Software, and to permit persons to whom the * Software is furnished to do so, subject to the following conditions: * * The above copyright notice and this permission notice (including the next * paragraph) shall be included in all copies or substantial portions of the * Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL * THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE * SOFTWARE. * * Authors: * Rob Clark */ #include "pipe/p_state.h" #include "util/u_string.h" #include "util/u_memory.h" #include "util/u_helpers.h" #include "util/u_format.h" #include "util/u_viewport.h" #include "freedreno_resource.h" #include "freedreno_query_hw.h" #include "fd6_emit.h" #include "fd6_blend.h" #include "fd6_context.h" #include "fd6_image.h" #include "fd6_program.h" #include "fd6_rasterizer.h" #include "fd6_texture.h" #include "fd6_format.h" #include "fd6_zsa.h" static uint32_t shader_t_to_opcode(enum shader_t type) { switch (type) { case SHADER_VERTEX: case SHADER_TCS: case SHADER_TES: case SHADER_GEOM: return CP_LOAD_STATE6_GEOM; case SHADER_FRAGMENT: case SHADER_COMPUTE: return CP_LOAD_STATE6_FRAG; default: unreachable("bad shader type"); } } /* regid: base const register * prsc or dwords: buffer containing constant values * sizedwords: size of const value buffer */ static void fd6_emit_const(struct fd_ringbuffer *ring, enum shader_t type, uint32_t regid, uint32_t offset, uint32_t sizedwords, const uint32_t *dwords, struct pipe_resource *prsc) { uint32_t i, sz; enum a6xx_state_src src; debug_assert((regid % 4) == 0); debug_assert((sizedwords % 4) == 0); if (prsc) { sz = 0; src = SS6_INDIRECT; } else { sz = sizedwords; src = SS6_DIRECT; } OUT_PKT7(ring, shader_t_to_opcode(type), 3 + sz); OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(regid/4) | CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS) | CP_LOAD_STATE6_0_STATE_SRC(src) | CP_LOAD_STATE6_0_STATE_BLOCK(fd6_stage2shadersb(type)) | CP_LOAD_STATE6_0_NUM_UNIT(sizedwords/4)); if (prsc) { struct fd_bo *bo = fd_resource(prsc)->bo; OUT_RELOC(ring, bo, offset, 0, 0); } else { OUT_RING(ring, CP_LOAD_STATE6_1_EXT_SRC_ADDR(0)); OUT_RING(ring, CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(0)); dwords = (uint32_t *)&((uint8_t *)dwords)[offset]; } for (i = 0; i < sz; i++) { OUT_RING(ring, dwords[i]); } } static void fd6_emit_const_bo(struct fd_ringbuffer *ring, enum shader_t type, boolean write, uint32_t regid, uint32_t num, struct pipe_resource **prscs, uint32_t *offsets) { uint32_t anum = align(num, 2); uint32_t i; debug_assert((regid % 4) == 0); OUT_PKT7(ring, shader_t_to_opcode(type), 3 + (2 * anum)); OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(regid/4) | CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS)| CP_LOAD_STATE6_0_STATE_SRC(SS6_DIRECT) | CP_LOAD_STATE6_0_STATE_BLOCK(fd6_stage2shadersb(type)) | CP_LOAD_STATE6_0_NUM_UNIT(anum/2)); OUT_RING(ring, CP_LOAD_STATE6_1_EXT_SRC_ADDR(0)); OUT_RING(ring, CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(0)); for (i = 0; i < num; i++) { if (prscs[i]) { if (write) { OUT_RELOCW(ring, fd_resource(prscs[i])->bo, offsets[i], 0, 0); } else { OUT_RELOC(ring, fd_resource(prscs[i])->bo, offsets[i], 0, 0); } } else { OUT_RING(ring, 0xbad00000 | (i << 16)); OUT_RING(ring, 0xbad00000 | (i << 16)); } } for (; i < anum; i++) { OUT_RING(ring, 0xffffffff); OUT_RING(ring, 0xffffffff); } } /* Border color layout is diff from a4xx/a5xx.. if it turns out to be * the same as a6xx then move this somewhere common ;-) * * Entry layout looks like (total size, 0x60 bytes): */ struct PACKED bcolor_entry { uint32_t fp32[4]; uint16_t ui16[4]; int16_t si16[4]; uint16_t fp16[4]; uint16_t rgb565; uint16_t rgb5a1; uint16_t rgba4; uint8_t __pad0[2]; uint8_t ui8[4]; int8_t si8[4]; uint32_t rgb10a2; uint32_t z24; /* also s8? */ uint16_t srgb[4]; /* appears to duplicate fp16[], but clamped, used for srgb */ uint8_t __pad1[24]; }; #define FD6_BORDER_COLOR_SIZE 0x60 #define FD6_BORDER_COLOR_UPLOAD_SIZE (2 * PIPE_MAX_SAMPLERS * FD6_BORDER_COLOR_SIZE) static void setup_border_colors(struct fd_texture_stateobj *tex, struct bcolor_entry *entries) { unsigned i, j; STATIC_ASSERT(sizeof(struct bcolor_entry) == FD6_BORDER_COLOR_SIZE); for (i = 0; i < tex->num_samplers; i++) { struct bcolor_entry *e = &entries[i]; struct pipe_sampler_state *sampler = tex->samplers[i]; union pipe_color_union *bc; if (!sampler) continue; bc = &sampler->border_color; /* * XXX HACK ALERT XXX * * The border colors need to be swizzled in a particular * format-dependent order. Even though samplers don't know about * formats, we can assume that with a GL state tracker, there's a * 1:1 correspondence between sampler and texture. Take advantage * of that knowledge. */ if ((i >= tex->num_textures) || !tex->textures[i]) continue; enum pipe_format format = tex->textures[i]->format; const struct util_format_description *desc = util_format_description(format); e->rgb565 = 0; e->rgb5a1 = 0; e->rgba4 = 0; e->rgb10a2 = 0; e->z24 = 0; for (j = 0; j < 4; j++) { int c = desc->swizzle[j]; int cd = c; /* * HACK: for PIPE_FORMAT_X24S8_UINT we end up w/ the * stencil border color value in bc->ui[0] but according * to desc->swizzle and desc->channel, the .x component * is NONE and the stencil value is in the y component. * Meanwhile the hardware wants this in the .x componetn. */ if ((format == PIPE_FORMAT_X24S8_UINT) || (format == PIPE_FORMAT_X32_S8X24_UINT)) { if (j == 0) { c = 1; cd = 0; } else { continue; } } if (c >= 4) continue; if (desc->channel[c].pure_integer) { uint16_t clamped; switch (desc->channel[c].size) { case 2: assert(desc->channel[c].type == UTIL_FORMAT_TYPE_UNSIGNED); clamped = CLAMP(bc->ui[j], 0, 0x3); break; case 8: if (desc->channel[c].type == UTIL_FORMAT_TYPE_SIGNED) clamped = CLAMP(bc->i[j], -128, 127); else clamped = CLAMP(bc->ui[j], 0, 255); break; case 10: assert(desc->channel[c].type == UTIL_FORMAT_TYPE_UNSIGNED); clamped = CLAMP(bc->ui[j], 0, 0x3ff); break; case 16: if (desc->channel[c].type == UTIL_FORMAT_TYPE_SIGNED) clamped = CLAMP(bc->i[j], -32768, 32767); else clamped = CLAMP(bc->ui[j], 0, 65535); break; default: assert(!"Unexpected bit size"); case 32: clamped = 0; break; } e->fp32[cd] = bc->ui[j]; e->fp16[cd] = clamped; } else { float f = bc->f[j]; float f_u = CLAMP(f, 0, 1); float f_s = CLAMP(f, -1, 1); e->fp32[c] = fui(f); e->fp16[c] = util_float_to_half(f); e->srgb[c] = util_float_to_half(f_u); e->ui16[c] = f_u * 0xffff; e->si16[c] = f_s * 0x7fff; e->ui8[c] = f_u * 0xff; e->si8[c] = f_s * 0x7f; if (c == 1) e->rgb565 |= (int)(f_u * 0x3f) << 5; else if (c < 3) e->rgb565 |= (int)(f_u * 0x1f) << (c ? 11 : 0); if (c == 3) e->rgb5a1 |= (f_u > 0.5) ? 0x8000 : 0; else e->rgb5a1 |= (int)(f_u * 0x1f) << (c * 5); if (c == 3) e->rgb10a2 |= (int)(f_u * 0x3) << 30; else e->rgb10a2 |= (int)(f_u * 0x3ff) << (c * 10); e->rgba4 |= (int)(f_u * 0xf) << (c * 4); if (c == 0) e->z24 = f_u * 0xffffff; } } #ifdef DEBUG memset(&e->__pad0, 0, sizeof(e->__pad0)); memset(&e->__pad1, 0, sizeof(e->__pad1)); #endif } } static void emit_border_color(struct fd_context *ctx, struct fd_ringbuffer *ring) { struct fd6_context *fd6_ctx = fd6_context(ctx); struct bcolor_entry *entries; unsigned off; void *ptr; STATIC_ASSERT(sizeof(struct bcolor_entry) == FD6_BORDER_COLOR_SIZE); u_upload_alloc(fd6_ctx->border_color_uploader, 0, FD6_BORDER_COLOR_UPLOAD_SIZE, FD6_BORDER_COLOR_UPLOAD_SIZE, &off, &fd6_ctx->border_color_buf, &ptr); entries = ptr; setup_border_colors(&ctx->tex[PIPE_SHADER_VERTEX], &entries[0]); setup_border_colors(&ctx->tex[PIPE_SHADER_FRAGMENT], &entries[ctx->tex[PIPE_SHADER_VERTEX].num_samplers]); OUT_PKT4(ring, REG_A6XX_SP_TP_BORDER_COLOR_BASE_ADDR_LO, 2); OUT_RELOC(ring, fd_resource(fd6_ctx->border_color_buf)->bo, off, 0, 0); u_upload_unmap(fd6_ctx->border_color_uploader); } static bool emit_textures(struct fd_context *ctx, struct fd_ringbuffer *ring, enum a6xx_state_block sb, struct fd_texture_stateobj *tex) { bool needs_border = false; unsigned bcolor_offset; unsigned opcode, tex_samp_reg, tex_const_reg; switch (sb) { case SB6_VS_TEX: opcode = CP_LOAD_STATE6_GEOM; bcolor_offset = 0; tex_samp_reg = REG_A6XX_SP_VS_TEX_SAMP_LO; tex_const_reg = REG_A6XX_SP_VS_TEX_CONST_LO; break; case SB6_FS_TEX: opcode = CP_LOAD_STATE6_FRAG; bcolor_offset = ctx->tex[PIPE_SHADER_VERTEX].num_samplers; tex_samp_reg = REG_A6XX_SP_FS_TEX_SAMP_LO; tex_const_reg = REG_A6XX_SP_FS_TEX_CONST_LO; break; case SB6_CS_TEX: opcode = CP_LOAD_STATE6_FRAG; bcolor_offset = 0; tex_samp_reg = REG_A6XX_SP_CS_TEX_SAMP_LO; tex_const_reg = REG_A6XX_SP_CS_TEX_CONST_LO; break; default: unreachable("bad state block"); } if (tex->num_samplers > 0) { struct fd_ringbuffer *state = fd_ringbuffer_new_flags(ctx->pipe, tex->num_samplers * 4 * 4, FD_RINGBUFFER_OBJECT | FD_RINGBUFFER_STREAMING); for (unsigned i = 0; i < tex->num_samplers; i++) { static const struct fd6_sampler_stateobj dummy_sampler = {}; const struct fd6_sampler_stateobj *sampler = tex->samplers[i] ? fd6_sampler_stateobj(tex->samplers[i]) : &dummy_sampler; OUT_RING(state, sampler->texsamp0); OUT_RING(state, sampler->texsamp1); OUT_RING(state, sampler->texsamp2 | A6XX_TEX_SAMP_2_BCOLOR_OFFSET(bcolor_offset)); OUT_RING(state, sampler->texsamp3); needs_border |= sampler->needs_border; } /* output sampler state: */ OUT_PKT7(ring, opcode, 3); OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(0) | CP_LOAD_STATE6_0_STATE_TYPE(ST6_SHADER) | CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) | CP_LOAD_STATE6_0_STATE_BLOCK(sb) | CP_LOAD_STATE6_0_NUM_UNIT(tex->num_samplers)); OUT_RB(ring, state); /* SRC_ADDR_LO/HI */ OUT_PKT4(ring, tex_samp_reg, 2); OUT_RB(ring, state); /* SRC_ADDR_LO/HI */ fd_ringbuffer_del(state); } if (tex->num_textures > 0) { struct fd_ringbuffer *state = fd_ringbuffer_new_flags(ctx->pipe, tex->num_textures * 16 * 4, FD_RINGBUFFER_OBJECT | FD_RINGBUFFER_STREAMING); for (unsigned i = 0; i < tex->num_textures; i++) { static const struct fd6_pipe_sampler_view dummy_view = {}; const struct fd6_pipe_sampler_view *view = tex->textures[i] ? fd6_pipe_sampler_view(tex->textures[i]) : &dummy_view; enum a6xx_tile_mode tile_mode = TILE6_LINEAR; if (view->base.texture) tile_mode = fd_resource(view->base.texture)->tile_mode; OUT_RING(state, view->texconst0 | A6XX_TEX_CONST_0_TILE_MODE(tile_mode)); OUT_RING(state, view->texconst1); OUT_RING(state, view->texconst2); OUT_RING(state, view->texconst3); if (view->base.texture) { struct fd_resource *rsc = fd_resource(view->base.texture); if (view->base.format == PIPE_FORMAT_X32_S8X24_UINT) rsc = rsc->stencil; OUT_RELOC(state, rsc->bo, view->offset, (uint64_t)view->texconst5 << 32, 0); } else { OUT_RING(state, 0x00000000); OUT_RING(state, view->texconst5); } OUT_RING(state, view->texconst6); OUT_RING(state, view->texconst7); OUT_RING(state, view->texconst8); OUT_RING(state, view->texconst9); OUT_RING(state, view->texconst10); OUT_RING(state, view->texconst11); OUT_RING(state, 0); OUT_RING(state, 0); OUT_RING(state, 0); OUT_RING(state, 0); } /* emit texture state: */ OUT_PKT7(ring, opcode, 3); OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(0) | CP_LOAD_STATE6_0_STATE_TYPE(ST6_CONSTANTS) | CP_LOAD_STATE6_0_STATE_SRC(SS6_INDIRECT) | CP_LOAD_STATE6_0_STATE_BLOCK(sb) | CP_LOAD_STATE6_0_NUM_UNIT(tex->num_textures)); OUT_RB(ring, state); /* SRC_ADDR_LO/HI */ OUT_PKT4(ring, tex_const_reg, 2); OUT_RB(ring, state); /* SRC_ADDR_LO/HI */ fd_ringbuffer_del(state); } return needs_border; } static void emit_ssbos(struct fd_context *ctx, struct fd_ringbuffer *ring, enum a6xx_state_block sb, struct fd_shaderbuf_stateobj *so) { unsigned count = util_last_bit(so->enabled_mask); unsigned opcode; if (count == 0) return; switch (sb) { case SB6_SSBO: case SB6_CS_SSBO: opcode = CP_LOAD_STATE6_GEOM; break; default: unreachable("bad state block"); } OUT_PKT7(ring, opcode, 3 + (4 * count)); OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(0) | CP_LOAD_STATE6_0_STATE_TYPE(0) | CP_LOAD_STATE6_0_STATE_SRC(SS6_DIRECT) | CP_LOAD_STATE6_0_STATE_BLOCK(sb) | CP_LOAD_STATE6_0_NUM_UNIT(count)); OUT_RING(ring, CP_LOAD_STATE6_1_EXT_SRC_ADDR(0)); OUT_RING(ring, CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(0)); for (unsigned i = 0; i < count; i++) { OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); } #if 0 OUT_PKT7(ring, opcode, 3 + (2 * count)); OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(0) | CP_LOAD_STATE6_0_STATE_TYPE(1) | CP_LOAD_STATE6_0_STATE_SRC(SS6_DIRECT) | CP_LOAD_STATE6_0_STATE_BLOCK(sb) | CP_LOAD_STATE6_0_NUM_UNIT(count)); OUT_RING(ring, CP_LOAD_STATE6_1_EXT_SRC_ADDR(0)); OUT_RING(ring, CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(0)); for (unsigned i = 0; i < count; i++) { struct pipe_shader_buffer *buf = &so->sb[i]; unsigned sz = buf->buffer_size; /* width is in dwords, overflows into height: */ sz /= 4; OUT_RING(ring, A6XX_SSBO_1_0_WIDTH(sz)); OUT_RING(ring, A6XX_SSBO_1_1_HEIGHT(sz >> 16)); } #endif OUT_PKT7(ring, opcode, 3 + (2 * count)); OUT_RING(ring, CP_LOAD_STATE6_0_DST_OFF(0) | CP_LOAD_STATE6_0_STATE_TYPE(2) | CP_LOAD_STATE6_0_STATE_SRC(SS6_DIRECT) | CP_LOAD_STATE6_0_STATE_BLOCK(sb) | CP_LOAD_STATE6_0_NUM_UNIT(count)); OUT_RING(ring, CP_LOAD_STATE6_1_EXT_SRC_ADDR(0)); OUT_RING(ring, CP_LOAD_STATE6_2_EXT_SRC_ADDR_HI(0)); for (unsigned i = 0; i < count; i++) { struct pipe_shader_buffer *buf = &so->sb[i]; if (buf->buffer) { struct fd_resource *rsc = fd_resource(buf->buffer); OUT_RELOCW(ring, rsc->bo, buf->buffer_offset, 0, 0); } else { OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); } } } void fd6_emit_vertex_bufs(struct fd_ringbuffer *ring, struct fd6_emit *emit) { int32_t i, j; const struct fd_vertex_state *vtx = emit->vtx; const struct ir3_shader_variant *vp = fd6_emit_get_vp(emit); for (i = 0, j = 0; i <= vp->inputs_count; i++) { if (vp->inputs[i].sysval) continue; if (vp->inputs[i].compmask) { struct pipe_vertex_element *elem = &vtx->vtx->pipe[i]; const struct pipe_vertex_buffer *vb = &vtx->vertexbuf.vb[elem->vertex_buffer_index]; struct fd_resource *rsc = fd_resource(vb->buffer.resource); enum pipe_format pfmt = elem->src_format; enum a6xx_vtx_fmt fmt = fd6_pipe2vtx(pfmt); bool isint = util_format_is_pure_integer(pfmt); uint32_t off = vb->buffer_offset + elem->src_offset; uint32_t size = fd_bo_size(rsc->bo) - off; debug_assert(fmt != ~0); #ifdef DEBUG /* see dEQP-GLES31.stress.vertex_attribute_binding.buffer_bounds.bind_vertex_buffer_offset_near_wrap_10 */ if (off > fd_bo_size(rsc->bo)) continue; #endif OUT_PKT4(ring, REG_A6XX_VFD_FETCH(j), 4); OUT_RELOC(ring, rsc->bo, off, 0, 0); OUT_RING(ring, size); /* VFD_FETCH[j].SIZE */ OUT_RING(ring, vb->stride); /* VFD_FETCH[j].STRIDE */ OUT_PKT4(ring, REG_A6XX_VFD_DECODE(j), 2); OUT_RING(ring, A6XX_VFD_DECODE_INSTR_IDX(j) | A6XX_VFD_DECODE_INSTR_FORMAT(fmt) | COND(elem->instance_divisor, A6XX_VFD_DECODE_INSTR_INSTANCED) | A6XX_VFD_DECODE_INSTR_SWAP(fd6_pipe2swap(pfmt)) | A6XX_VFD_DECODE_INSTR_UNK30 | COND(!isint, A6XX_VFD_DECODE_INSTR_FLOAT)); OUT_RING(ring, MAX2(1, elem->instance_divisor)); /* VFD_DECODE[j].STEP_RATE */ OUT_PKT4(ring, REG_A6XX_VFD_DEST_CNTL(j), 1); OUT_RING(ring, A6XX_VFD_DEST_CNTL_INSTR_WRITEMASK(vp->inputs[i].compmask) | A6XX_VFD_DEST_CNTL_INSTR_REGID(vp->inputs[i].regid)); j++; } } OUT_PKT4(ring, REG_A6XX_VFD_CONTROL_0, 1); OUT_RING(ring, A6XX_VFD_CONTROL_0_VTXCNT(j) | (j << 8)); } void fd6_emit_state(struct fd_context *ctx, struct fd_ringbuffer *ring, struct fd6_emit *emit) { struct pipe_framebuffer_state *pfb = &ctx->batch->framebuffer; const struct ir3_shader_variant *vp = fd6_emit_get_vp(emit); const struct ir3_shader_variant *fp = fd6_emit_get_fp(emit); const enum fd_dirty_3d_state dirty = emit->dirty; bool needs_border = false; emit_marker6(ring, 5); if ((dirty & FD_DIRTY_FRAMEBUFFER) && !emit->key.binning_pass) { unsigned char mrt_comp[A6XX_MAX_RENDER_TARGETS] = {0}; for (unsigned i = 0; i < pfb->nr_cbufs; i++) { mrt_comp[i] = ((i < pfb->nr_cbufs) && pfb->cbufs[i]) ? 0xf : 0; } OUT_PKT4(ring, REG_A6XX_RB_RENDER_COMPONENTS, 1); OUT_RING(ring, A6XX_RB_RENDER_COMPONENTS_RT0(mrt_comp[0]) | A6XX_RB_RENDER_COMPONENTS_RT1(mrt_comp[1]) | A6XX_RB_RENDER_COMPONENTS_RT2(mrt_comp[2]) | A6XX_RB_RENDER_COMPONENTS_RT3(mrt_comp[3]) | A6XX_RB_RENDER_COMPONENTS_RT4(mrt_comp[4]) | A6XX_RB_RENDER_COMPONENTS_RT5(mrt_comp[5]) | A6XX_RB_RENDER_COMPONENTS_RT6(mrt_comp[6]) | A6XX_RB_RENDER_COMPONENTS_RT7(mrt_comp[7])); OUT_PKT4(ring, REG_A6XX_SP_FS_RENDER_COMPONENTS, 1); OUT_RING(ring, A6XX_SP_FS_RENDER_COMPONENTS_RT0(mrt_comp[0]) | A6XX_SP_FS_RENDER_COMPONENTS_RT1(mrt_comp[1]) | A6XX_SP_FS_RENDER_COMPONENTS_RT2(mrt_comp[2]) | A6XX_SP_FS_RENDER_COMPONENTS_RT3(mrt_comp[3]) | A6XX_SP_FS_RENDER_COMPONENTS_RT4(mrt_comp[4]) | A6XX_SP_FS_RENDER_COMPONENTS_RT5(mrt_comp[5]) | A6XX_SP_FS_RENDER_COMPONENTS_RT6(mrt_comp[6]) | A6XX_SP_FS_RENDER_COMPONENTS_RT7(mrt_comp[7])); } if (dirty & FD_DIRTY_ZSA) { struct fd6_zsa_stateobj *zsa = fd6_zsa_stateobj(ctx->zsa); uint32_t rb_alpha_control = zsa->rb_alpha_control; if (util_format_is_pure_integer(pipe_surface_format(pfb->cbufs[0]))) rb_alpha_control &= ~A6XX_RB_ALPHA_CONTROL_ALPHA_TEST; OUT_PKT4(ring, REG_A6XX_RB_ALPHA_CONTROL, 1); OUT_RING(ring, rb_alpha_control); OUT_PKT4(ring, REG_A6XX_RB_STENCIL_CONTROL, 1); OUT_RING(ring, zsa->rb_stencil_control); } if (dirty & (FD_DIRTY_ZSA | FD_DIRTY_BLEND | FD_DIRTY_PROG)) { struct fd6_zsa_stateobj *zsa = fd6_zsa_stateobj(ctx->zsa); if (pfb->zsbuf) { struct fd_resource *rsc = fd_resource(pfb->zsbuf->texture); uint32_t gras_lrz_cntl = zsa->gras_lrz_cntl; uint32_t rb_lrz_cntl = zsa->rb_lrz_cntl; if (emit->no_lrz_write || !rsc->lrz || !rsc->lrz_valid) { gras_lrz_cntl = 0; rb_lrz_cntl = 0; } else if (emit->key.binning_pass && zsa->lrz_write) { gras_lrz_cntl |= A6XX_GRAS_LRZ_CNTL_LRZ_WRITE; } OUT_PKT4(ring, REG_A6XX_GRAS_LRZ_CNTL, 1); OUT_RING(ring, gras_lrz_cntl); OUT_PKT4(ring, REG_A6XX_RB_LRZ_CNTL, 1); OUT_RING(ring, rb_lrz_cntl); } } if (dirty & (FD_DIRTY_ZSA | FD_DIRTY_STENCIL_REF)) { struct fd6_zsa_stateobj *zsa = fd6_zsa_stateobj(ctx->zsa); struct pipe_stencil_ref *sr = &ctx->stencil_ref; OUT_PKT4(ring, REG_A6XX_RB_STENCILREF, 3); OUT_RING(ring, A6XX_RB_STENCILREF_REF(sr->ref_value[0]) | A6XX_RB_STENCILREF_BFREF(sr->ref_value[1])); OUT_RING(ring, zsa->rb_stencilmask); OUT_RING(ring, zsa->rb_stencilwrmask); } if (dirty & (FD_DIRTY_ZSA | FD_DIRTY_RASTERIZER | FD_DIRTY_PROG)) { struct fd6_zsa_stateobj *zsa = fd6_zsa_stateobj(ctx->zsa); bool fragz = fp->has_kill | fp->writes_pos; OUT_PKT4(ring, REG_A6XX_RB_DEPTH_CNTL, 1); OUT_RING(ring, zsa->rb_depth_cntl); OUT_PKT4(ring, REG_A6XX_RB_DEPTH_PLANE_CNTL, 1); OUT_RING(ring, COND(fragz, A6XX_RB_DEPTH_PLANE_CNTL_FRAG_WRITES_Z)); OUT_PKT4(ring, REG_A6XX_GRAS_SU_DEPTH_PLANE_CNTL, 1); OUT_RING(ring, COND(fragz, A6XX_GRAS_SU_DEPTH_PLANE_CNTL_FRAG_WRITES_Z)); } /* NOTE: scissor enabled bit is part of rasterizer state: */ if (dirty & (FD_DIRTY_SCISSOR | FD_DIRTY_RASTERIZER)) { struct pipe_scissor_state *scissor = fd_context_get_scissor(ctx); OUT_PKT4(ring, REG_A6XX_GRAS_SC_SCREEN_SCISSOR_TL_0, 2); OUT_RING(ring, A6XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X(scissor->minx) | A6XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y(scissor->miny)); OUT_RING(ring, A6XX_GRAS_SC_SCREEN_SCISSOR_TL_0_X(scissor->maxx - 1) | A6XX_GRAS_SC_SCREEN_SCISSOR_TL_0_Y(scissor->maxy - 1)); OUT_PKT4(ring, REG_A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0, 2); OUT_RING(ring, A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X(scissor->minx) | A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y(scissor->miny)); OUT_RING(ring, A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_X(scissor->maxx - 1) | A6XX_GRAS_SC_VIEWPORT_SCISSOR_TL_0_Y(scissor->maxy - 1)); ctx->batch->max_scissor.minx = MIN2(ctx->batch->max_scissor.minx, scissor->minx); ctx->batch->max_scissor.miny = MIN2(ctx->batch->max_scissor.miny, scissor->miny); ctx->batch->max_scissor.maxx = MAX2(ctx->batch->max_scissor.maxx, scissor->maxx); ctx->batch->max_scissor.maxy = MAX2(ctx->batch->max_scissor.maxy, scissor->maxy); } if (dirty & FD_DIRTY_VIEWPORT) { fd_wfi(ctx->batch, ring); OUT_PKT4(ring, REG_A6XX_GRAS_CL_VPORT_XOFFSET_0, 6); OUT_RING(ring, A6XX_GRAS_CL_VPORT_XOFFSET_0(ctx->viewport.translate[0])); OUT_RING(ring, A6XX_GRAS_CL_VPORT_XSCALE_0(ctx->viewport.scale[0])); OUT_RING(ring, A6XX_GRAS_CL_VPORT_YOFFSET_0(ctx->viewport.translate[1])); OUT_RING(ring, A6XX_GRAS_CL_VPORT_YSCALE_0(ctx->viewport.scale[1])); OUT_RING(ring, A6XX_GRAS_CL_VPORT_ZOFFSET_0(ctx->viewport.translate[2])); OUT_RING(ring, A6XX_GRAS_CL_VPORT_ZSCALE_0(ctx->viewport.scale[2])); } if (dirty & FD_DIRTY_PROG) fd6_program_emit(ctx, ring, emit); if (dirty & FD_DIRTY_RASTERIZER) { struct fd6_rasterizer_stateobj *rasterizer = fd6_rasterizer_stateobj(ctx->rasterizer); OUT_PKT4(ring, REG_A6XX_GRAS_UNKNOWN_8000, 1); OUT_RING(ring, 0x80); OUT_PKT4(ring, REG_A6XX_GRAS_UNKNOWN_8001, 1); OUT_RING(ring, 0x0); OUT_PKT4(ring, REG_A6XX_GRAS_UNKNOWN_8004, 1); OUT_RING(ring, 0x0); OUT_PKT4(ring, REG_A6XX_GRAS_SU_CNTL, 1); OUT_RING(ring, rasterizer->gras_su_cntl); OUT_PKT4(ring, REG_A6XX_GRAS_SU_POINT_MINMAX, 2); OUT_RING(ring, rasterizer->gras_su_point_minmax); OUT_RING(ring, rasterizer->gras_su_point_size); OUT_PKT4(ring, REG_A6XX_GRAS_SU_POLY_OFFSET_SCALE, 3); OUT_RING(ring, rasterizer->gras_su_poly_offset_scale); OUT_RING(ring, rasterizer->gras_su_poly_offset_offset); OUT_RING(ring, rasterizer->gras_su_poly_offset_clamp); #if 0 OUT_PKT4(ring, REG_A6XX_PC_RASTER_CNTL, 1); OUT_RING(ring, rasterizer->pc_raster_cntl); OUT_PKT4(ring, REG_A6XX_GRAS_CL_CNTL, 1); OUT_RING(ring, rasterizer->gras_cl_clip_cntl); #endif } /* note: must come after program emit.. because there is some overlap * in registers, ex. PC_PRIMITIVE_CNTL and we rely on some cached * values from fd6_program_emit() to avoid having to re-emit the prog * every time rast state changes. * * Since the primitive restart state is not part of a tracked object, we * re-emit this register every time. */ if (emit->info && ctx->rasterizer) { struct fd6_rasterizer_stateobj *rasterizer = fd6_rasterizer_stateobj(ctx->rasterizer); OUT_PKT4(ring, REG_A6XX_PC_UNKNOWN_9806, 1); OUT_RING(ring, 0); OUT_PKT4(ring, REG_A6XX_PC_UNKNOWN_9990, 1); OUT_RING(ring, 0); OUT_PKT4(ring, REG_A6XX_VFD_UNKNOWN_A008, 1); OUT_RING(ring, 0); OUT_PKT4(ring, REG_A6XX_PC_PRIMITIVE_CNTL_0, 1); OUT_RING(ring, rasterizer->pc_primitive_cntl | COND(emit->info->primitive_restart && emit->info->index_size, A6XX_PC_PRIMITIVE_CNTL_0_PRIMITIVE_RESTART)); } if (dirty & (FD_DIRTY_FRAMEBUFFER | FD_DIRTY_RASTERIZER | FD_DIRTY_PROG)) { uint32_t posz_regid = ir3_find_output_regid(fp, FRAG_RESULT_DEPTH); unsigned nr = pfb->nr_cbufs; if (emit->key.binning_pass) nr = 0; else if (ctx->rasterizer->rasterizer_discard) nr = 0; OUT_PKT4(ring, REG_A6XX_RB_FS_OUTPUT_CNTL0, 2); OUT_RING(ring, COND(fp->writes_pos, A6XX_RB_FS_OUTPUT_CNTL0_FRAG_WRITES_Z)); OUT_RING(ring, A6XX_RB_FS_OUTPUT_CNTL1_MRT(nr)); OUT_PKT4(ring, REG_A6XX_SP_FS_OUTPUT_CNTL0, 2); OUT_RING(ring, A6XX_SP_FS_OUTPUT_CNTL0_DEPTH_REGID(posz_regid) | 0xfcfc0000); OUT_RING(ring, A6XX_SP_FS_OUTPUT_CNTL1_MRT(nr)); } #define DIRTY_CONST (FD_DIRTY_SHADER_PROG | FD_DIRTY_SHADER_CONST | \ FD_DIRTY_SHADER_SSBO | FD_DIRTY_SHADER_IMAGE) if (ctx->dirty_shader[PIPE_SHADER_VERTEX] & DIRTY_CONST) { struct fd_ringbuffer *vsconstobj = fd_ringbuffer_new_flags(ctx->pipe, 0x1000, FD_RINGBUFFER_OBJECT | FD_RINGBUFFER_STREAMING); ir3_emit_vs_consts(vp, vsconstobj, ctx, emit->info); fd6_emit_add_group(emit, vsconstobj, FD6_GROUP_VS_CONST, 0x7); fd_ringbuffer_del(vsconstobj); } if ((ctx->dirty_shader[PIPE_SHADER_FRAGMENT] & DIRTY_CONST) && !emit->key.binning_pass) { struct fd_ringbuffer *fsconstobj = fd_ringbuffer_new_flags(ctx->pipe, 0x1000, FD_RINGBUFFER_OBJECT | FD_RINGBUFFER_STREAMING); ir3_emit_fs_consts(fp, fsconstobj, ctx); fd6_emit_add_group(emit, fsconstobj, FD6_GROUP_FS_CONST, 0x7); fd_ringbuffer_del(fsconstobj); } struct pipe_stream_output_info *info = &vp->shader->stream_output; if (info->num_outputs) { struct fd_streamout_stateobj *so = &ctx->streamout; emit->streamout_mask = 0; for (unsigned i = 0; i < so->num_targets; i++) { struct pipe_stream_output_target *target = so->targets[i]; if (!target) continue; unsigned offset = (so->offsets[i] * info->stride[i] * 4) + target->buffer_offset; OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_BASE_LO(i), 3); /* VPC_SO[i].BUFFER_BASE_LO: */ OUT_RELOCW(ring, fd_resource(target->buffer)->bo, 0, 0, 0); OUT_RING(ring, target->buffer_size + offset); OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_OFFSET(i), 3); OUT_RING(ring, offset); /* VPC_SO[i].FLUSH_BASE_LO/HI: */ // TODO just give hw a dummy addr for now.. we should // be using this an then CP_MEM_TO_REG to set the // VPC_SO[i].BUFFER_OFFSET for the next draw.. OUT_RELOCW(ring, fd6_context(ctx)->blit_mem, 0x100, 0, 0); emit->streamout_mask |= (1 << i); } if (emit->streamout_mask) { struct fd6_streamout_state *tf = &fd6_context(ctx)->tf; OUT_PKT7(ring, CP_CONTEXT_REG_BUNCH, 12 + (2 * tf->prog_count)); OUT_RING(ring, REG_A6XX_VPC_SO_BUF_CNTL); OUT_RING(ring, tf->vpc_so_buf_cntl); OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(0)); OUT_RING(ring, tf->ncomp[0]); OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(1)); OUT_RING(ring, tf->ncomp[1]); OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(2)); OUT_RING(ring, tf->ncomp[2]); OUT_RING(ring, REG_A6XX_VPC_SO_NCOMP(3)); OUT_RING(ring, tf->ncomp[3]); OUT_RING(ring, REG_A6XX_VPC_SO_CNTL); OUT_RING(ring, A6XX_VPC_SO_CNTL_ENABLE); for (unsigned i = 0; i < tf->prog_count; i++) { OUT_RING(ring, REG_A6XX_VPC_SO_PROG); OUT_RING(ring, tf->prog[i]); } OUT_PKT4(ring, REG_A6XX_VPC_SO_OVERRIDE, 1); OUT_RING(ring, 0x0); } else { OUT_PKT7(ring, CP_CONTEXT_REG_BUNCH, 4); OUT_RING(ring, REG_A6XX_VPC_SO_CNTL); OUT_RING(ring, 0); OUT_RING(ring, REG_A6XX_VPC_SO_BUF_CNTL); OUT_RING(ring, 0); OUT_PKT4(ring, REG_A6XX_VPC_SO_OVERRIDE, 1); OUT_RING(ring, A6XX_VPC_SO_OVERRIDE_SO_DISABLE); } } if ((dirty & FD_DIRTY_BLEND)) { struct fd6_blend_stateobj *blend = fd6_blend_stateobj(ctx->blend); uint32_t i; for (i = 0; i < A6XX_MAX_RENDER_TARGETS; i++) { enum pipe_format format = pipe_surface_format(pfb->cbufs[i]); bool is_int = util_format_is_pure_integer(format); bool has_alpha = util_format_has_alpha(format); uint32_t control = blend->rb_mrt[i].control; uint32_t blend_control = blend->rb_mrt[i].blend_control_alpha; if (is_int) { control &= A6XX_RB_MRT_CONTROL_COMPONENT_ENABLE__MASK; control |= A6XX_RB_MRT_CONTROL_ROP_CODE(ROP_COPY); } if (has_alpha) { blend_control |= blend->rb_mrt[i].blend_control_rgb; } else { blend_control |= blend->rb_mrt[i].blend_control_no_alpha_rgb; control &= ~A6XX_RB_MRT_CONTROL_BLEND2; } OUT_PKT4(ring, REG_A6XX_RB_MRT_CONTROL(i), 1); OUT_RING(ring, control); OUT_PKT4(ring, REG_A6XX_RB_MRT_BLEND_CONTROL(i), 1); OUT_RING(ring, blend_control); } OUT_PKT4(ring, REG_A6XX_RB_BLEND_CNTL, 1); OUT_RING(ring, blend->rb_blend_cntl | A6XX_RB_BLEND_CNTL_SAMPLE_MASK(0xffff)); OUT_PKT4(ring, REG_A6XX_SP_BLEND_CNTL, 1); OUT_RING(ring, blend->sp_blend_cntl); } if (dirty & FD_DIRTY_BLEND_COLOR) { struct pipe_blend_color *bcolor = &ctx->blend_color; OUT_PKT4(ring, REG_A6XX_RB_BLEND_RED_F32, 4); OUT_RING(ring, A6XX_RB_BLEND_RED_F32(bcolor->color[0])); OUT_RING(ring, A6XX_RB_BLEND_GREEN_F32(bcolor->color[1])); OUT_RING(ring, A6XX_RB_BLEND_BLUE_F32(bcolor->color[2])); OUT_RING(ring, A6XX_RB_BLEND_ALPHA_F32(bcolor->color[3])); } if (ctx->dirty_shader[PIPE_SHADER_VERTEX] & FD_DIRTY_SHADER_TEX) { needs_border |= emit_textures(ctx, ring, SB6_VS_TEX, &ctx->tex[PIPE_SHADER_VERTEX]); OUT_PKT4(ring, REG_A6XX_SP_VS_TEX_COUNT, 1); OUT_RING(ring, ctx->tex[PIPE_SHADER_VERTEX].num_textures); } if (ctx->dirty_shader[PIPE_SHADER_FRAGMENT] & FD_DIRTY_SHADER_TEX) { needs_border |= emit_textures(ctx, ring, SB6_FS_TEX, &ctx->tex[PIPE_SHADER_FRAGMENT]); OUT_PKT4(ring, REG_A6XX_SP_FS_TEX_COUNT, 1); OUT_RING(ring, ctx->tex[PIPE_SHADER_FRAGMENT].num_textures); } #if 0 OUT_PKT4(ring, REG_A6XX_TPL1_FS_TEX_COUNT, 1); OUT_RING(ring, ctx->shaderimg[PIPE_SHADER_FRAGMENT].enabled_mask ? ~0 : ctx->tex[PIPE_SHADER_FRAGMENT].num_textures); OUT_PKT4(ring, REG_A6XX_TPL1_CS_TEX_COUNT, 1); OUT_RING(ring, 0); #endif if (needs_border) emit_border_color(ctx, ring); if (ctx->dirty_shader[PIPE_SHADER_FRAGMENT] & FD_DIRTY_SHADER_SSBO) emit_ssbos(ctx, ring, SB6_SSBO, &ctx->shaderbuf[PIPE_SHADER_FRAGMENT]); if (ctx->dirty_shader[PIPE_SHADER_FRAGMENT] & FD_DIRTY_SHADER_IMAGE) fd6_emit_images(ctx, ring, PIPE_SHADER_FRAGMENT); if (emit->num_groups > 0) { OUT_PKT7(ring, CP_SET_DRAW_STATE, 3 * emit->num_groups); for (unsigned i = 0; i < emit->num_groups; i++) { struct fd6_state_group *g = &emit->groups[i]; unsigned n = fd_ringbuffer_size(g->stateobj) / 4; OUT_RING(ring, CP_SET_DRAW_STATE__0_COUNT(n) | CP_SET_DRAW_STATE__0_ENABLE_MASK(g->enable_mask) | CP_SET_DRAW_STATE__0_GROUP_ID(g->group_id)); OUT_RB(ring, g->stateobj); fd_ringbuffer_del(g->stateobj); } emit->num_groups = 0; } } void fd6_emit_cs_state(struct fd_context *ctx, struct fd_ringbuffer *ring, struct ir3_shader_variant *cp) { enum fd_dirty_shader_state dirty = ctx->dirty_shader[PIPE_SHADER_COMPUTE]; if (dirty & FD_DIRTY_SHADER_TEX) { bool needs_border = false; needs_border |= emit_textures(ctx, ring, SB6_CS_TEX, &ctx->tex[PIPE_SHADER_COMPUTE]); if (needs_border) emit_border_color(ctx, ring); #if 0 OUT_PKT4(ring, REG_A6XX_TPL1_VS_TEX_COUNT, 1); OUT_RING(ring, 0); OUT_PKT4(ring, REG_A6XX_TPL1_HS_TEX_COUNT, 1); OUT_RING(ring, 0); OUT_PKT4(ring, REG_A6XX_TPL1_DS_TEX_COUNT, 1); OUT_RING(ring, 0); OUT_PKT4(ring, REG_A6XX_TPL1_GS_TEX_COUNT, 1); OUT_RING(ring, 0); OUT_PKT4(ring, REG_A6XX_TPL1_FS_TEX_COUNT, 1); OUT_RING(ring, 0); #endif } #if 0 OUT_PKT4(ring, REG_A6XX_TPL1_CS_TEX_COUNT, 1); OUT_RING(ring, ctx->shaderimg[PIPE_SHADER_COMPUTE].enabled_mask ? ~0 : ctx->tex[PIPE_SHADER_COMPUTE].num_textures); #endif if (dirty & FD_DIRTY_SHADER_SSBO) emit_ssbos(ctx, ring, SB6_CS_SSBO, &ctx->shaderbuf[PIPE_SHADER_COMPUTE]); if (dirty & FD_DIRTY_SHADER_IMAGE) fd6_emit_images(ctx, ring, PIPE_SHADER_COMPUTE); } /* emit setup at begin of new cmdstream buffer (don't rely on previous * state, there could have been a context switch between ioctls): */ void fd6_emit_restore(struct fd_batch *batch, struct fd_ringbuffer *ring) { //struct fd_context *ctx = batch->ctx; fd6_cache_flush(batch, ring); OUT_PKT4(ring, REG_A6XX_HLSQ_UPDATE_CNTL, 1); OUT_RING(ring, 0xfffff); /* t7 opcode: CP_PERFCOUNTER_ACTION (50) (4 dwords) 0000000500024048: 70d08003 00000000 001c5000 00000005 t7 opcode: CP_PERFCOUNTER_ACTION (50) (4 dwords) 0000000500024058: 70d08003 00000010 001c7000 00000005 t7 opcode: CP_WAIT_FOR_IDLE (26) (1 dwords) 0000000500024068: 70268000 */ WRITE(REG_A6XX_RB_CCU_CNTL, 0x7c400004); WRITE(REG_A6XX_RB_UNKNOWN_8E04, 0x00100000); WRITE(REG_A6XX_SP_UNKNOWN_AE04, 0x8); WRITE(REG_A6XX_SP_UNKNOWN_AE00, 0); WRITE(REG_A6XX_SP_UNKNOWN_AE0F, 0x3f); WRITE(REG_A6XX_SP_UNKNOWN_B605, 0x44); WRITE(REG_A6XX_SP_UNKNOWN_B600, 0x100000); WRITE(REG_A6XX_HLSQ_UNKNOWN_BE00, 0x80); WRITE(REG_A6XX_HLSQ_UNKNOWN_BE01, 0); WRITE(REG_A6XX_VPC_UNKNOWN_9600, 0); WRITE(REG_A6XX_GRAS_UNKNOWN_8600, 0x880); WRITE(REG_A6XX_HLSQ_UNKNOWN_BE04, 0); WRITE(REG_A6XX_SP_UNKNOWN_AE03, 0x00000410); WRITE(REG_A6XX_SP_UNKNOWN_AB20, 0); WRITE(REG_A6XX_SP_UNKNOWN_B182, 0); WRITE(REG_A6XX_HLSQ_UNKNOWN_BB11, 0); WRITE(REG_A6XX_UCHE_UNKNOWN_0E12, 0x3200000); WRITE(REG_A6XX_UCHE_CLIENT_PF, 4); WRITE(REG_A6XX_RB_UNKNOWN_8E01, 0x0); WRITE(REG_A6XX_SP_UNKNOWN_AB00, 0x5); WRITE(REG_A6XX_VFD_UNKNOWN_A009, 0x00000001); WRITE(REG_A6XX_RB_UNKNOWN_8811, 0x00000010); WRITE(REG_A6XX_PC_MODE_CNTL, 0x1f); OUT_PKT4(ring, REG_A6XX_RB_SRGB_CNTL, 1); OUT_RING(ring, 0); WRITE(REG_A6XX_GRAS_UNKNOWN_8101, 0); WRITE(REG_A6XX_GRAS_UNKNOWN_8109, 0); WRITE(REG_A6XX_GRAS_UNKNOWN_8110, 0); WRITE(REG_A6XX_RB_RENDER_CONTROL0, 0x401); WRITE(REG_A6XX_RB_RENDER_CONTROL1, 0); WRITE(REG_A6XX_RB_FS_OUTPUT_CNTL0, 0); WRITE(REG_A6XX_RB_UNKNOWN_8810, 0); WRITE(REG_A6XX_RB_UNKNOWN_8818, 0); WRITE(REG_A6XX_RB_UNKNOWN_8819, 0); WRITE(REG_A6XX_RB_UNKNOWN_881A, 0); WRITE(REG_A6XX_RB_UNKNOWN_881B, 0); WRITE(REG_A6XX_RB_UNKNOWN_881C, 0); WRITE(REG_A6XX_RB_UNKNOWN_881D, 0); WRITE(REG_A6XX_RB_UNKNOWN_881E, 0); WRITE(REG_A6XX_RB_UNKNOWN_88F0, 0); WRITE(REG_A6XX_VPC_UNKNOWN_9101, 0xffff00); WRITE(REG_A6XX_VPC_UNKNOWN_9107, 0); WRITE(REG_A6XX_VPC_UNKNOWN_9236, 1); WRITE(REG_A6XX_VPC_UNKNOWN_9300, 0); WRITE(REG_A6XX_VPC_SO_OVERRIDE, A6XX_VPC_SO_OVERRIDE_SO_DISABLE); WRITE(REG_A6XX_PC_UNKNOWN_9801, 0); WRITE(REG_A6XX_PC_UNKNOWN_9806, 0); WRITE(REG_A6XX_PC_UNKNOWN_9980, 0); WRITE(REG_A6XX_PC_UNKNOWN_9B06, 0); WRITE(REG_A6XX_PC_UNKNOWN_9B06, 0); WRITE(REG_A6XX_SP_UNKNOWN_A81B, 0); WRITE(REG_A6XX_SP_UNKNOWN_B183, 0); WRITE(REG_A6XX_GRAS_UNKNOWN_8099, 0); WRITE(REG_A6XX_GRAS_UNKNOWN_809B, 0); WRITE(REG_A6XX_GRAS_UNKNOWN_80A0, 2); WRITE(REG_A6XX_GRAS_UNKNOWN_80AF, 0); WRITE(REG_A6XX_VPC_UNKNOWN_9210, 0); WRITE(REG_A6XX_VPC_UNKNOWN_9211, 0); WRITE(REG_A6XX_VPC_UNKNOWN_9602, 0); WRITE(REG_A6XX_PC_UNKNOWN_9981, 0x3); WRITE(REG_A6XX_PC_UNKNOWN_9E72, 0); WRITE(REG_A6XX_VPC_UNKNOWN_9108, 0x3); WRITE(REG_A6XX_SP_TP_UNKNOWN_B304, 0); WRITE(REG_A6XX_SP_TP_UNKNOWN_B309, 0x000000a2); WRITE(REG_A6XX_RB_UNKNOWN_8804, 0); WRITE(REG_A6XX_GRAS_UNKNOWN_80A4, 0); WRITE(REG_A6XX_GRAS_UNKNOWN_80A5, 0); WRITE(REG_A6XX_GRAS_UNKNOWN_80A6, 0); WRITE(REG_A6XX_RB_UNKNOWN_8805, 0); WRITE(REG_A6XX_RB_UNKNOWN_8806, 0); WRITE(REG_A6XX_RB_UNKNOWN_8878, 0); WRITE(REG_A6XX_RB_UNKNOWN_8879, 0); WRITE(REG_A6XX_HLSQ_CONTROL_5_REG, 0xfc); emit_marker6(ring, 7); OUT_PKT4(ring, REG_A6XX_VFD_MODE_CNTL, 1); OUT_RING(ring, 0x00000000); /* VFD_MODE_CNTL */ WRITE(REG_A6XX_VFD_UNKNOWN_A008, 0); OUT_PKT4(ring, REG_A6XX_PC_MODE_CNTL, 1); OUT_RING(ring, 0x0000001f); /* PC_MODE_CNTL */ /* we don't use this yet.. probably best to disable.. */ OUT_PKT7(ring, CP_SET_DRAW_STATE, 3); OUT_RING(ring, CP_SET_DRAW_STATE__0_COUNT(0) | CP_SET_DRAW_STATE__0_DISABLE_ALL_GROUPS | CP_SET_DRAW_STATE__0_GROUP_ID(0)); OUT_RING(ring, CP_SET_DRAW_STATE__1_ADDR_LO(0)); OUT_RING(ring, CP_SET_DRAW_STATE__2_ADDR_HI(0)); OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_BASE_LO(0), 3); OUT_RING(ring, 0x00000000); /* VPC_SO_BUFFER_BASE_LO_0 */ OUT_RING(ring, 0x00000000); /* VPC_SO_BUFFER_BASE_HI_0 */ OUT_RING(ring, 0x00000000); /* VPC_SO_BUFFER_SIZE_0 */ OUT_PKT4(ring, REG_A6XX_VPC_SO_FLUSH_BASE_LO(0), 2); OUT_RING(ring, 0x00000000); /* VPC_SO_FLUSH_BASE_LO_0 */ OUT_RING(ring, 0x00000000); /* VPC_SO_FLUSH_BASE_HI_0 */ OUT_PKT4(ring, REG_A6XX_VPC_SO_BUF_CNTL, 1); OUT_RING(ring, 0x00000000); /* VPC_SO_BUF_CNTL */ OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_OFFSET(0), 1); OUT_RING(ring, 0x00000000); /* UNKNOWN_E2AB */ OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_BASE_LO(1), 3); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_OFFSET(1), 6); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_OFFSET(2), 6); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_PKT4(ring, REG_A6XX_VPC_SO_BUFFER_OFFSET(3), 3); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_RING(ring, 0x00000000); OUT_PKT4(ring, REG_A6XX_SP_HS_CTRL_REG0, 1); OUT_RING(ring, 0x00000000); OUT_PKT4(ring, REG_A6XX_SP_GS_CTRL_REG0, 1); OUT_RING(ring, 0x00000000); OUT_PKT4(ring, REG_A6XX_GRAS_LRZ_CNTL, 1); OUT_RING(ring, 0x00000000); OUT_PKT4(ring, REG_A6XX_RB_LRZ_CNTL, 1); OUT_RING(ring, 0x00000000); } static void fd6_emit_ib(struct fd_ringbuffer *ring, struct fd_ringbuffer *target) { emit_marker6(ring, 6); __OUT_IB5(ring, target); emit_marker6(ring, 6); } static void fd6_mem_to_mem(struct fd_ringbuffer *ring, struct pipe_resource *dst, unsigned dst_off, struct pipe_resource *src, unsigned src_off, unsigned sizedwords) { struct fd_bo *src_bo = fd_resource(src)->bo; struct fd_bo *dst_bo = fd_resource(dst)->bo; unsigned i; for (i = 0; i < sizedwords; i++) { OUT_PKT7(ring, CP_MEM_TO_MEM, 5); OUT_RING(ring, 0x00000000); OUT_RELOCW(ring, dst_bo, dst_off, 0, 0); OUT_RELOC (ring, src_bo, src_off, 0, 0); dst_off += 4; src_off += 4; } } void fd6_emit_init(struct pipe_context *pctx) { struct fd_context *ctx = fd_context(pctx); ctx->emit_const = fd6_emit_const; ctx->emit_const_bo = fd6_emit_const_bo; ctx->emit_ib = fd6_emit_ib; ctx->mem_to_mem = fd6_mem_to_mem; }