From 7d3985ca6cdd5f2f7ff68b269798d69394164dec Mon Sep 17 00:00:00 2001 From: Kenneth Graunke Date: Tue, 20 May 2014 14:52:39 -0700 Subject: i965: Use WE_all for FB write header setup on Broadwell. I forgot to disable writemasking on the OR and MOV which set the render target index and "source 0 alpha present to render target" bit. Using get_element_ud is equivalent and avoids a line-wrap. Signed-off-by: Kenneth Graunke Reviewed-by: Matt Turner Reviewed-by: Eric Anholt Cc: "10.2" --- src/mesa/drivers/dri/i965/gen8_fs_generator.cpp | 13 +++++++------ 1 file changed, 7 insertions(+), 6 deletions(-) (limited to 'src/mesa') diff --git a/src/mesa/drivers/dri/i965/gen8_fs_generator.cpp b/src/mesa/drivers/dri/i965/gen8_fs_generator.cpp index 294ce46fa66..c4f9d8558e1 100644 --- a/src/mesa/drivers/dri/i965/gen8_fs_generator.cpp +++ b/src/mesa/drivers/dri/i965/gen8_fs_generator.cpp @@ -76,16 +76,17 @@ gen8_fs_generator::generate_fb_write(fs_inst *ir) if (ir->target > 0 && key->replicate_alpha) { /* Set "Source0 Alpha Present to RenderTarget" bit in the header. */ - OR(vec1(retype(brw_message_reg(ir->base_mrf), BRW_REGISTER_TYPE_UD)), - vec1(retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD)), - brw_imm_ud(1 << 11)); + gen8_instruction *inst = + OR(get_element_ud(brw_message_reg(ir->base_mrf), 0), + vec1(retype(brw_vec8_grf(0, 0), BRW_REGISTER_TYPE_UD)), + brw_imm_ud(1 << 11)); + gen8_set_mask_control(inst, BRW_MASK_DISABLE); } if (ir->target > 0) { /* Set the render target index for choosing BLEND_STATE. */ - MOV(retype(brw_vec1_reg(BRW_MESSAGE_REGISTER_FILE, ir->base_mrf, 2), - BRW_REGISTER_TYPE_UD), - brw_imm_ud(ir->target)); + MOV_RAW(brw_vec1_reg(BRW_MESSAGE_REGISTER_FILE, ir->base_mrf, 2), + brw_imm_ud(ir->target)); } } -- cgit v1.2.3