aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* gallium/hud: split hud_draw into 3 separate functionsMarek Olšák2017-11-256-79/+99
* st/dri: remove dead code and incorrect comment around make_currentMarek Olšák2017-11-251-13/+0
* st/dri: clean up dri_unbind_contextMarek Olšák2017-11-251-3/+4
* radeonsi: expose all CB performance counters on StoneyMarek Olšák2017-11-251-1/+1
* radeonsi: handle imported textures with DCC robustlyMarek Olšák2017-11-251-1/+1
* radeonsi: fix a typo in creating monolithic ES-GSMarek Olšák2017-11-251-1/+1
* radeonsi: don't write undefined output channels to LDS in LSMarek Olšák2017-11-251-0/+3
* radeonsi: use ac.lds for shared memoryMarek Olšák2017-11-253-5/+3
* radeonsi: do 64-bit LDS loads recursivelyMarek Olšák2017-11-251-7/+9
* mapi: Teach es{1,2}api/ABI-check shared library names on CygwinJon Turney2017-11-242-8/+18
* Revert "radv: remove unnecessary memset() in radv_AllocateCommandBuffers()"Samuel Pitoiset2017-11-241-0/+3
* radv/winsys: improve error messages when the buffer list creation failedSamuel Pitoiset2017-11-241-3/+6
* radv/winsys: do not try to create a BO list with 0 buffersSamuel Pitoiset2017-11-241-3/+9
* i965/vec4: fix splitting of interleaved attributesIago Toral Quiroga2017-11-241-1/+6
* etnaviv: Emit vertex buffers consecutivelyWladimir J. van der Laan2017-11-231-4/+4
* genxml: fix assert guardsEric Engestrom2017-11-231-5/+5
* meson: add variable for mapi_abi.py instead of going back up the treeEric Engestrom2017-11-235-4/+6
* meson: reorder subdirs to avoid directly including more than one levelEric Engestrom2017-11-233-2/+3
* r600: set DX10_CLAMP for compute shader tooRoland Scheidegger2017-11-231-2/+3
* anv: flag batch & instruction BOs for captureLionel Landwerlin2017-11-222-2/+6
* anv: setup BO flags at state_pool/block_pool creationLionel Landwerlin2017-11-227-22/+41
* r600/shader: Fix all warnings issed with "-Wall -Wextra"Gert Wollny2017-11-221-31/+36
* r600: Emit EOP for more CF instruction typesGert Wollny2017-11-224-7/+16
* meson: replace with_*dri with with_dri_platformDylan Baker2017-11-222-3/+3
* meson: Enable SSE4.1 optimizationsDylan Baker2017-11-221-3/+11
* broadcom/vc5: Fix BASE_LEVEL handling with txl.Eric Anholt2017-11-222-2/+8
* broadcom/vc5: Fix array texture layer count setup.Eric Anholt2017-11-221-1/+6
* broadcom/vc5: Don't increment primitive queries while they're paused.Eric Anholt2017-11-221-1/+3
* broadcom/vc5: Fix incorrect padding of TF outputs.Eric Anholt2017-11-221-0/+2
* broadcom/vc5: Fix UIF surface size setup for ARB_fbo's mismatched sizes.Eric Anholt2017-11-221-2/+23
* etnaviv: Put HALTI level in specsWladimir J. van der Laan2017-11-222-0/+23
* etnaviv: Const-correctness etnaviv_emit.hWladimir J. van der Laan2017-11-221-1/+1
* meson: add si_driinfo.h in libgallium_driJuan A. Suarez Romero2017-11-221-0/+1
* nir/gather_info: recognize load_patch_vertices_in as a system valueIago Toral Quiroga2017-11-221-0/+1
* i965: Support decoding INTERFACE_DESCRIPTOR_DATA with INTEL_DEBUG=batJordan Justen2017-11-211-0/+24
* intel/genxml: Add helpers for determining field typeKristian H. Kristensen2017-11-211-6/+17
* i965/fs: Check ADD/MAD with immediates in satprop unit testMatt Turner2017-11-211-1/+125
* i965/fs: Handle negating immediates on MADs when propagating saturatesMatt Turner2017-11-211-2/+8
* mesa/teximage: add TEXTURE_CUBE_MAP_ARRAY target for CompressedTexImage3DJuan A. Suarez Romero2017-11-211-1/+19
* intel: fix disasm_info memory leaksTapani Pälli2017-11-212-2/+2
* st/glsl_to_nir: don't generate nir twice for gsTimothy Arceri2017-11-211-8/+2
* llvmpipe: fix snorm blendingRoland Scheidegger2017-11-214-53/+191
* r600: add cull distance supportDave Airlie2017-11-216-6/+24
* i965: Optimize bucket index calculationAravindan Muthukumar2017-11-201-8/+39
* meson: Guard the gallium dri componenetDylan Baker2017-11-201-2/+4
* meson: don't build gallium subdir unless we're building galliumDylan Baker2017-11-201-1/+3
* broadcom/vc5: Align 1D texture miplevels to 64b.Eric Anholt2017-11-201-0/+2
* broadcom/vc5: Clamp min lod to the last level.Eric Anholt2017-11-201-2/+3
* broadcom/vc5: Increase simulator memory for tex-miplevel-selection.Eric Anholt2017-11-201-1/+1
* swr/rast: Repair simd8 frontend code rotTim Rowley2017-11-201-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-01 04:05:16 +0000