aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* i965/gen9: Plugin the code for selecting YF/YS tiling on skl+Anuj Phogat2015-06-291-17/+79
* i965: Make a helper function intel_miptree_set_alignment()Anuj Phogat2015-06-291-7/+14
* mesa/main: free locale at exitErik Faye-Lund2015-06-293-1/+22
* util: port _mesa_strto[df] to CErik Faye-Lund2015-06-296-7/+21
* glsl: No need to lock in _mesa_glsl_release_typesErik Faye-Lund2015-06-291-4/+4
* mesa/main: only call _mesa_destroy_shader_compiler once on exitErik Faye-Lund2015-06-291-5/+2
* dri: don't touch the shader compilerErik Faye-Lund2015-06-291-3/+0
* mesa/main: Get rid of outdated GDB-hackErik Faye-Lund2015-06-291-27/+0
* clover: implement CL_KERNEL_PREFERRED_WORK_GROUP_SIZE_MULTIPLEGrigori Goronzy2015-06-293-1/+7
* gallium: add PIPE_COMPUTE_CAP_SUBGROUP_SIZEGrigori Goronzy2015-06-296-1/+42
* i965: Don't try to print the GLSL IR if it has been freedNeil Roberts2015-06-291-4/+7
* Revert "glsl: clone inputs and outputs during linking"Kenneth Graunke2015-06-281-3/+1
* Revert "i965: Delete linked GLSL IR when using NIR."Kenneth Graunke2015-06-281-4/+1
* nv30: avoid leaking blit fp/vpIlia Mirkin2015-06-291-0/+6
* nv40: enable base vertexIlia Mirkin2015-06-293-4/+5
* i965/vs: Move compute_clip_distance() out of emit_urb_writes().Kenneth Graunke2015-06-283-7/+15
* i965: Write at least some data in SIMD8 URB write messages.Kenneth Graunke2015-06-281-4/+11
* gallium/hud: prevent NULL pointer dereference with pipe_query functionsSamuel Pitoiset2015-06-281-6/+8
* nouveau: Use dup fd as key in drm-winsys hash table to fix ZaphodHeads.Mario Kleiner2015-06-281-1/+5
* meta: Only change and restore viewport 0 in mesa meta modeMike Stroyan2015-06-271-2/+2
* radeonsi: add support for geometry shader invocations.Dave Airlie2015-06-274-1/+13
* radeonsi: add support for viewport array (v3)Dave Airlie2015-06-276-40/+69
* i965/fs: Fix ir_txs in emit_texture_gen4_simd16().Kenneth Graunke2015-06-261-3/+4
* nv50/ir: propagate modifier to right arg when const-folding madIlia Mirkin2015-06-261-1/+4
* egl_dri2: Remove trailing whitespacesBoyan Ding2015-06-264-13/+13
* i965/skl: Fix aligning mt->total_width to the block sizeNeil Roberts2015-06-261-3/+2
* mesa: Enable subdir-objects globally.Matt Turner2015-06-2617-33/+0
* mesa: fold duplicated GL/GL_CORE/GLES3 entry in get_hash_params.pyEmil Velikov2015-06-261-5/+3
* ilo: define ILO_IMAGE_MAX_LEVEL_COUNTChia-I Wu2015-06-264-8/+16
* ilo: replace pipe_format by gen_surface_formatChia-I Wu2015-06-2613-142/+174
* ilo: always use the specified image formatChia-I Wu2015-06-264-69/+115
* ilo: replace pipe_texture_target by gen_surface_typeChia-I Wu2015-06-268-125/+98
* ilo: initialize ilo_image from ilo_image_infoChia-I Wu2015-06-263-179/+242
* ilo: remove ilo_image_disable_aux()Chia-I Wu2015-06-263-28/+2
* ilo: improve SURFTYPE_BUFFER validationsChia-I Wu2015-06-262-81/+139
* ilo: remove ilo_bufferChia-I Wu2015-06-2610-68/+109
* ilo: introduce ilo_vmaChia-I Wu2015-06-2621-315/+419
* mesa: remove unnecessary checks in _mesa_readpixels_needs_slow_pathIago Toral Quiroga2015-06-261-16/+0
* i965/vec4_live_variables: Do liveness analysis bottom-to-topJason Ekstrand2015-06-251-19/+19
* i965/skl: Use more compact hiz dimensionsBen Widawsky2015-06-251-15/+17
* radeonsi: don't fail in si_shader_io_get_unique_indexMarek Olšák2015-06-251-2/+6
* i965: Drop brw->depthstencil.stencil_offset from gen8_depth_state.c.Kenneth Graunke2015-06-251-5/+2
* nir: Recognize max(min(a, 1.0), 0.0) as fsat(a).Kenneth Graunke2015-06-251-0/+1
* softpipe,llvmpipe: fix PIPE_SHADER_CAP_MAX_INPUTS valueMarek Olšák2015-06-252-2/+2
* i965/bxt: Add basic Broxton infrastructureBen Widawsky2015-06-244-0/+19
* radeon: Advertise correct GL_QUERY_COUNTER_BITS/GL_SAMPLES_PASSED valueIan Romanick2015-06-241-0/+23
* i965/fs_live_variables: Do liveness analysis bottom-to-topJason Ekstrand2015-06-241-19/+19
* i965: Delete linked GLSL IR when using NIR.Tapani Pälli2015-06-241-1/+4
* glsl: clone inputs and outputs during linkingTapani Pälli2015-06-241-1/+3
* i965: Rename intel_emit* to reflect their new location in brw_pipe_controlChris Wilson2015-06-2427-55/+55
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-11 10:27:58 +0000