aboutsummaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* i965/gen9: Don't use fast copy blit in case of non power of 2 cppAnuj Phogat2016-01-051-2/+4
* i915/i965: Fix typo in perf_debug messageIan Romanick2016-01-052-2/+2
* st/mesa: minor indentation fixesBrian Paul2016-01-051-4/+4
* draw: minor indentation fixBrian Paul2016-01-051-1/+1
* mesa: minor clean-up of some memcpy/sizeof() calls in m_matrix.cBrian Paul2016-01-051-7/+7
* util: add debug_dump_ubyte_rgba_bmp()Brian Paul2016-01-052-0/+63
* mesa: check for z=0 in _mesa_Vertex3dv()Brian Paul2016-01-051-1/+4
* svga: fix test for SVGA_NEW_STIPPLEBrian Paul2016-01-052-4/+8
* svga: add some comments in svga_state_vs.cBrian Paul2016-01-051-0/+3
* svga: change svga_hw_view_state::dirty to booleanBrian Paul2016-01-051-1/+1
* svga: avoid emitting redundant SetVertexBuffers() commandsBrian Paul2016-01-052-5/+26
* svga: check for no-ops in svga_bind_sampler_states()Brian Paul2016-01-051-1/+15
* i965: quieten compiler warning about out-of-bounds accessIlia Mirkin2016-01-051-0/+1
* build: enable st/va with nouveau driverJulien Isorce2016-01-051-0/+2
* nvc0: add support for st/vaJulien Isorce2016-01-053-50/+133
* nouveau: split nouveau_vp3_bsp in begin/next/endJulien Isorce2016-01-054-41/+77
* st/va: count number of slicesJulien Isorce2016-01-055-0/+25
* i965/wm: use binding size for ubo/ssbo when automatic size is unsetIlia Mirkin2016-01-051-4/+10
* Revert "i965/wm: use proper API buffer size for the surfaces."Ilia Mirkin2016-01-054-13/+5
* st/mesa: make KHR_debug output independent of context creation flags (v2)Nicolai Hähnle2016-01-044-57/+98
* nvc0: scale up inter_bo size so that it's 16M for a 4K videoIlia Mirkin2016-01-041-2/+5
* nv50,nvc0: fix crash when increasing bsp bo size for h264Ilia Mirkin2016-01-042-4/+4
* i965/wm: use proper API buffer size for the surfaces.Samuel Iglesias Gonsálvez2016-01-044-5/+13
* radeonsi: remove unused parameter from si_shader_binary_read_configMarek Olšák2016-01-033-10/+7
* radeonsi: move si_shader_binary_upload out of si_shader_binary_readMarek Olšák2016-01-033-11/+10
* gallium/radeon: dump LLVM module outside of radeon_llvm_compileMarek Olšák2016-01-034-9/+12
* gallium/radeon: always add +DumpCode to the LLVM target machine for LLVM <= 3.5Marek Olšák2016-01-034-6/+5
* gallium/radeon: r600_can_dump_shader should get TGSI processor type directlyMarek Olšák2016-01-034-15/+10
* radeonsi: pass TGSI processor type to si_shader_binary_read for dumpingMarek Olšák2016-01-033-4/+5
* radeonsi: pass TGSI processor type to si_compile_llvm for dumpingMarek Olšák2016-01-033-5/+5
* radeonsi: rename shader parameter definitions and variables for more clarityMarek Olšák2016-01-033-43/+43
* nvc0/ir: add support for PK2H/UP2HIlia Mirkin2016-01-034-2/+28
* st/mesa: use PK2H/UP2H when supportedIlia Mirkin2016-01-033-5/+14
* gallium: add PIPE_CAP_TGSI_PACK_HALF_FLOAT to indicate UP2H/PK2H supportIlia Mirkin2016-01-0316-0/+17
* tgsi: update PK2H/UP2H channel behavior infoIlia Mirkin2016-01-031-8/+8
* gallium: document PK2H/UP2HIlia Mirkin2016-01-031-2/+14
* st/mesa: fix parameter names for tesseval/tessctrl prototypesSamuel Pitoiset2016-01-031-4/+4
* nouveau: fix double-const qualifierIlia Mirkin2016-01-032-2/+2
* freedreno/ir3: use NIR_PASS helper macrosRob Clark2016-01-031-19/+28
* nir: extract out helper macros for running passesRob Clark2016-01-032-36/+43
* freedreno/ir3: we require block_index metadataRob Clark2016-01-031-0/+2
* freedreno/ir3: refactor NIR IR handlingRob Clark2016-01-037-111/+202
* freedreno/ir3: drop unnecessary unreachable() caseRob Clark2016-01-031-2/+0
* gallium/tests: fix build with clang compilerSamuel Pitoiset2016-01-031-273/+330
* nv50,nvc0: optimize coherent buffer checking at draw timeSamuel Pitoiset2016-01-036-68/+82
* i965: Make TCS precompile use the TES primitive mode when available.Kenneth Graunke2016-01-021-1/+3
* i965: Push most TES inputs in SIMD8 mode.Kenneth Graunke2016-01-021-12/+30
* i965: Use LOAD_PAYLOAD for SIMD8 TES input loads, not MOV.Kenneth Graunke2016-01-021-1/+4
* i965: Move 3-src subnr swizzle handling into the vec4 backend.Kenneth Graunke2016-01-022-6/+18
* vc4: Fix build from upload changes.Eric Anholt2016-01-021-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-01 19:54:27 +0000