summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* nvc0/ir: prevent out of bounds when no images are boundSamuel Pitoiset2016-04-261-2/+19
* nvc0/ir: add indirect support for images on KeplerSamuel Pitoiset2016-04-261-12/+28
* nvc0/ir: fix 1D arrays images for KeplerSamuel Pitoiset2016-04-261-2/+9
* nvc0/ir: fix cube images for KeplerSamuel Pitoiset2016-04-261-5/+5
* nv50/ir: add support for SULDP -> SULDB conversionIlia Mirkin2016-04-265-45/+293
* nv50/ir: make use of OP_SUQ for surfaces querySamuel Pitoiset2016-04-264-11/+71
* nv50/ir: add OP_BUFQ for buffers querySamuel Pitoiset2016-04-266-7/+23
* nv50/ir: enable early fragment test with explicit user controlSamuel Pitoiset2016-04-261-0/+3
* nvc0/ir: fix constraints for OP_SUSTx on KeplerSamuel Pitoiset2016-04-261-1/+3
* nv50/ir: re-introduce TGSI lowering pass for imagesSamuel Pitoiset2016-04-261-3/+94
* nv50/ir: add support for TGSI image declarationsSamuel Pitoiset2016-04-261-1/+22
* nvc0: add missing glMemoryBarrier bitsSamuel Pitoiset2016-04-261-1/+8
* nvc0: enable RGB10_A2UI format on GK104Samuel Pitoiset2016-04-261-3/+3
* nvc0: shift address with blocksize for image buffersSamuel Pitoiset2016-04-261-0/+4
* nvc0: fix address offset when images have multiple levelsSamuel Pitoiset2016-04-261-0/+1
* nvc0: bind images on 3D shaders for KeplerSamuel Pitoiset2016-04-262-2/+31
* nvc0: bind images on compute shaders for KeplerSamuel Pitoiset2016-04-264-28/+110
* nvc0: reserve an area for surfaces info in the driver constbufSamuel Pitoiset2016-04-266-12/+12
* nvc0: add preliminary support for imagesSamuel Pitoiset2016-04-265-2/+74
* gk110/ir: add emission for (a OP b) OP cSamuel Pitoiset2016-04-261-0/+26
* nvc0/ir: fix wrong emission of (a OP b) OP cSamuel Pitoiset2016-04-261-2/+2
* gallium: Include intrin.h instead of defining ourselves.Jose Fonseca2016-04-263-6/+7
* scons: Whenever possible decide what to do based on platform and not compiler.Jose Fonseca2016-04-264-14/+9
* scons: Move fallback HAVE_* definitions to headers.Jose Fonseca2016-04-261-0/+2
* nir: Add missing break into switch in construct_value()Juha-Pekka Heikkila2016-04-261-0/+1
* radeonsi: Fix memory leak in error path.Bas Nieuwenhuizen2016-04-261-0/+2
* radeonsi: fix build error because of missing paramOded Gabbay2016-04-261-1/+1
* r600g: use do_endian_swap in texture swapping functionOded Gabbay2016-04-261-1/+34
* r600g: use do_endian_swap in color swapping functionsOded Gabbay2016-04-262-8/+14
* r600g: set endianess of 16/32-bit buffers according to do_endian_swapOded Gabbay2016-04-261-4/+13
* r600g/radeonsi: send endian info to format translation functionsOded Gabbay2016-04-267-32/+54
* glsl: add ability to use essl 3.20Ilia Mirkin2016-04-254-0/+11
* main: select ES3.2 version when all extensions are availableIlia Mirkin2016-04-251-1/+17
* tgsi: pass a shader type to the machine create and clean up.Dave Airlie2016-04-265-15/+15
* gallium/tgsi: move tgsi_exec.h header out of draw_context.hDave Airlie2016-04-262-1/+1
* gallivm: make sampling more robust against bogus coordinatesRoland Scheidegger2016-04-263-13/+43
* radeonsi: fix missing include for Elements.Dave Airlie2016-04-261-0/+1
* nvc0: bump the amount of shared memory per MP on MaxwellSamuel Pitoiset2016-04-261-1/+11
* r600: fix missing include for Elements macroDave Airlie2016-04-261-0/+1
* gm107/ir: s/invalid load/invalid store/Samuel Pitoiset2016-04-251-1/+1
* freedreno/a3xx: remove unused fxnRob Clark2016-04-251-6/+0
* freedreno/ir3: convert over to rallocRob Clark2016-04-252-40/+6
* mesa/st: log some additional invalid-fbo casesRob Clark2016-04-251-0/+3
* freedreno: honor handle->offsetRob Clark2016-04-251-2/+4
* freedreno: disallow cat4 immed srcRob Clark2016-04-251-1/+1
* freedreno/a4xx: add render-target formatsRob Clark2016-04-251-3/+3
* freedreno: update generated headersRob Clark2016-04-255-5/+8
* freedreno: reduce line width for deqp furtherRob Clark2016-04-251-1/+1
* freedreno/ir3: fix sin/cosRob Clark2016-04-258-1/+92
* i965: Unroll SIMD16 DDY_FINE on Sandybridge.Kenneth Graunke2016-04-251-1/+5