summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* i965: fix time elapsed counter equations in VME/Media configsLionel Landwerlin2017-11-286-12/+12
* i965: perf: update counter names on gen8/9 platformsLionel Landwerlin2017-11-288-116/+116
* i965: add a debug option to disable oa config loadingLionel Landwerlin2017-11-283-2/+4
* i965: perf: add support for userspace configurationsLionel Landwerlin2017-11-281-8/+101
* i965: perf: update configs for loading from userspaceLionel Landwerlin2017-11-2810-0/+243
* util: add mesa-sha1 test to mesonEric Engestrom2017-11-281-0/+9
* compiler: fix typoEric Engestrom2017-11-281-1/+1
* compiler: use NDEBUG to guard assertsEric Engestrom2017-11-283-6/+6
* broadcom: use NDEBUG to guard assertsEric Engestrom2017-11-281-5/+5
* vc4: check preprocessor token existence using #ifdef instead of #ifEric Engestrom2017-11-281-3/+3
* st/dri: replace hard-coded array size with ARRAY_SIZE()Eric Engestrom2017-11-281-1/+1
* radeonsi/gfx9: simplify condition for on-chip ESGSNicolai Hähnle2017-11-281-3/+1
* radeonsi: clarify that si_shader_selector::esgs_itemsize is set for the ES partNicolai Hähnle2017-11-281-1/+3
* radeonsi: use si_shader_context instead of lp_build_context in more placesNicolai Hähnle2017-11-281-27/+23
* radeonsi: cleanup si_initialize_color_surfaceNicolai Hähnle2017-11-281-12/+12
* radeonsi: avoid attempting to create CMASK if the tiling mode doesn't have itNicolai Hähnle2017-11-281-0/+2
* radeonsi: check that we don't leak fine.buf referencesNicolai Hähnle2017-11-281-0/+2
* ac/surface: fix indentationNicolai Hähnle2017-11-281-1/+1
* amd/common: sid.h cleanupsNicolai Hähnle2017-11-283-20/+38
* st_glsl_to_tgsi: check for the tail sentinel in merge_two_dstsNicolai Hähnle2017-11-281-3/+3
* mesa/gles: adjust internal format in glTexSubImage2D error checksTapani Pälli2017-11-281-1/+55
* radv: Use the suffixed versions of VK_QUEUE_GLOBAL_PRIORITY_*Jason Ekstrand2017-11-271-4/+4
* vulkan: Update the XML and headers to 1.0.66Jason Ekstrand2017-11-271-15/+56
* intel/blorp: Drop blorp_resolve_ccs_attachmentJason Ekstrand2017-11-272-61/+20
* anv: Let blorp handle indirect clear colors for CCS resolvesJason Ekstrand2017-11-273-67/+20
* anv: Move get_fast_clear_state_address into anv_private.hJason Ekstrand2017-11-272-50/+33
* intel/blorp: Take a range of layers in blorp_ccs_resolveJason Ekstrand2017-11-273-4/+8
* intel/blorp: Add initial support for indirect clear colorsJason Ekstrand2017-11-276-0/+109
* i965/blorp: Use a designated initializer for blorp_surfJason Ekstrand2017-11-271-8/+9
* intel/blorp: Add fast-clear to the special case in MSAA resolvesJason Ekstrand2017-11-271-2/+9
* intel/blorp/blit: Rename blorp_nir_txf_ms_mcsJason Ekstrand2017-11-271-4/+5
* st/glsl_to_tgsi: make use of driver_cache_blob with the disk cacheTimothy Arceri2017-11-284-231/+110
* glsl: Fix typo nagivation -> navigationGwan-gyeong Mun2017-11-281-1/+1
* gl_table.py: add extern C guard for the generated glapitable.hEmil Velikov2017-11-271-0/+8
* ac: pack legacy_surf_level betterMarek Olšák2017-11-271-3/+3
* ac: change legacy_surf_level::slice_size to dword unitsMarek Olšák2017-11-2712-36/+38
* ac: pack ac_surface betterMarek Olšák2017-11-273-11/+12
* radeonsi: always initialize max_forced_staging_uploadsMarek Olšák2017-11-271-0/+2
* radeonsi: remove an old hack for evergreenMarek Olšák2017-11-271-10/+0
* radeonsi: set COMPUTE_RESOURCE_LIMITS.FORCE_SIMD_DIST when profitableMarek Olšák2017-11-271-1/+16
* ac/nir: don't write tcs outputs to LDS that aren't read back.Dave Airlie2017-11-271-1/+16
* nir: fill outputs_read field and add patch outputs read (v2)Dave Airlie2017-11-272-12/+30
* r600/eg: dump event type in dumpsDave Airlie2017-11-271-0/+1
* nouveau/compiler: Allow to omit line numbers when printing instructionsTobias Klausmann2017-11-265-4/+13
* radeonsi: try flushing unflushed fences in si_fence_finish even when timeout ...Nicolai Hähnle2017-11-261-3/+3
* nv50/ir: move LateAlgebraicOpt to the very endIlia Mirkin2017-11-261-1/+1
* nv50/ir: when merging immediates/consts, load directlyIlia Mirkin2017-11-261-1/+21
* nv50/ir: add optimization for modulo by a non-power-of-2 valueIlia Mirkin2017-11-261-0/+15
* nv50/ir: optimize signed integer modulo by pow-of-2Ilia Mirkin2017-11-252-10/+29
* util: Just give up and define PIPE_ARCH_LITTLE_ENDIAN on MSVCMatt Turner2017-11-251-2/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-25 14:04:52 +0000