summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* ac/nir: fix lsb emissionConnor Abbott2017-08-011-1/+11
* nir: fix algebraic optimizationsConnor Abbott2017-08-011-2/+2
* anv: Autogenerate extension query and lookupJason Ekstrand2017-08-016-154/+142
* anv: Add a new centralized extensions fileJason Ekstrand2017-08-013-26/+72
* egl/drm: Fix misused x and y offsets in swrast_get_image()Gwan-gyeong Mun2017-08-011-4/+19
* egl/drm: Fix misused x and y offsets in swrast_put_image2()Gwan-gyeong Mun2017-08-011-2/+17
* gbm: add gbm_bo_get_bpp()Eric Engestrom2017-08-013-0/+70
* egl: remove unnecessary empty array elementEric Engestrom2017-08-011-3/+2
* egl: split enums to make use of -WswitchEric Engestrom2017-08-011-10/+8
* egl: use designated initaliser for _eglGlobalEric Engestrom2017-08-011-9/+9
* egl: make platform's SwapInterval() optionalEric Engestrom2017-08-012-12/+1
* loader: remove clamp_swap_interval()Eric Engestrom2017-08-014-23/+0
* egl: deduplicate swap interval clamping logicEric Engestrom2017-08-014-40/+14
* glsl: xfb_stride applies to buffers, not block membersJuan A. Suarez Romero2017-08-011-3/+2
* build: Convert git_sha1_gen script to Python (part2).Jose Fonseca2017-08-012-2/+2
* st/dri: don't set PIPE_BIND_SHARED for privately-allocated renderbuffersMarek Olšák2017-08-011-2/+3
* radeonsi: don't print AMD twice in the renderer string with the marketing nameMarek Olšák2017-08-011-1/+2
* radeonsi: print CE IBs into ddebug reportsMarek Olšák2017-08-017-10/+41
* radeonsi: fix printing vertex buffer descriptors into ddebug reportsMarek Olšák2017-08-012-0/+8
* radeonsi: don't flush sL1 conditionally in WAIT_ON_CE_COUNTERMarek Olšák2017-08-011-3/+3
* radeonsi: set up HTILE in descriptors only when level 0 is accessibleMarek Olšák2017-08-011-1/+1
* radeonsi: fix various CLEAR_STATE issuesMarek Olšák2017-08-011-0/+22
* build: Convert git_sha1_gen script to Python.Jose Fonseca2017-08-013-3/+4
* Fix SCons buildNicolai Hähnle2017-08-011-1/+1
* mesa: fix bad cast conversions in viewport()Samuel Pitoiset2017-08-011-3/+4
* i965/drm: Inline brw_bo_references.Kenneth Graunke2017-07-312-7/+6
* Revert "st_glsl_to_tgsi: rewrite rename registers to use array fully."Dave Airlie2017-08-011-26/+29
* radv: handle 10-bit format clamping workaround.Dave Airlie2017-08-018-16/+51
* gallium/targets: Fix d3dadapter9 build after xmlconfig move.Bas Nieuwenhuizen2017-07-311-0/+1
* radv: Don't underflow non-visible VRAM size.Bas Nieuwenhuizen2017-07-311-2/+4
* Android: fix xmlconfig buildRob Herring2017-07-311-0/+3
* util/ra: fix memory leakEric Engestrom2017-07-311-0/+2
* mesa: drop unnecessary GLAPIENTRY to _mesa_init_line()Samuel Pitoiset2017-07-312-2/+2
* mesa: only check errors when the state change in glClipControl()Samuel Pitoiset2017-07-311-14/+16
* mesa: only check errors when the state change in glPointSize()Samuel Pitoiset2017-07-311-10/+9
* mesa: only check errors when the state change in glCullFace()Samuel Pitoiset2017-07-311-9/+10
* mesa: only check errors when the state change in glProvokingVertex()Samuel Pitoiset2017-07-311-3/+3
* ac/common: always build NIR translationNicolai Hähnle2017-07-311-7/+2
* Android: fix compile error for DRI2 loader getCapabilityRob Herring2017-07-311-1/+1
* Attempt to fix AppVeyor build, round 2Nicolai Hähnle2017-07-311-5/+7
* Revert "st/mesa: release sampler views when redefining a texture in st_contex...Marek Olšák2017-07-311-2/+0
* Attempt to fix the AppVeyor buildNicolai Hähnle2017-07-312-4/+1
* xmlconfig: move into src/utilNicolai Hähnle2017-07-3153-110/+124
* xmlconfig: remove GL type dependenciesNicolai Hähnle2017-07-311-6/+4
* radeonsi: ensure that temp array allocas are in the entry blockNicolai Hähnle2017-07-311-1/+1
* radeonsi: enable R600_DEBUG=nir for vertex and fragment shadersNicolai Hähnle2017-07-313-1/+8
* radeonsi: VS as ES/LS are not yet supported with R600_DEBUG=nirNicolai Hähnle2017-07-311-0/+2
* radeonsi/nir: lower uniforms to UBO loadsNicolai Hähnle2017-07-311-0/+10
* ac/nir: implement load_frag_coord intrinsicNicolai Hähnle2017-07-311-0/+10
* radeonsi/nir: lower txp instructionsNicolai Hähnle2017-07-311-0/+5