summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* radv: Optimize calling radv_save_descriptors.Bas Nieuwenhuizen2017-11-041-4/+2
* radv: Use an array to store descriptor sets.Bas Nieuwenhuizen2017-11-042-26/+50
* nv50,nvc0: Display shared memory usage in pipe_debug_messagePierre Moreau2017-11-042-6/+8
* nv50,nvc0: Copy shared memory per block to the program info structure and backPierre Moreau2017-11-042-0/+4
* nv50/ir: Store shared memory per block in nv50_ir_prog_infoPierre Moreau2017-11-041-0/+1
* i965/gen10: Implement Wa3DStateModeAnuj Phogat2017-11-032-0/+16
* i965/gen10: Enable float blend optimizationAnuj Phogat2017-11-032-0/+9
* i965/gen10: Implement WaForceRCPFEHangWorkaroundAnuj Phogat2017-11-031-0/+23
* i965/gen10: Implement WaSampleOffsetIZ workaroundAnuj Phogat2017-11-032-0/+50
* i965/gen10: Don't set Antialiasing Enable in 3DSTATE_RASTER if num_samples > 1Anuj Phogat2017-11-031-0/+10
* i965/gen10: Don't set Smooth Point Enable in 3DSTATE_SF if num_samples > 1Anuj Phogat2017-11-031-1/+12
* winsys/amdgpu: Add R600_DEBUG flag to reserve VMID per ctx.Andrey Grodzovsky2017-11-034-0/+15
* i965: perf: list registers to program for queriesLionel Landwerlin2017-11-032-0/+66
* i965: perf: factorize code for availabilityLionel Landwerlin2017-11-031-12/+16
* i965: perf: make revision variable availableLionel Landwerlin2017-11-035-8/+10
* glsl: fix interpolateAtXxx(some_vec[idx], ...) with dynamic idxNicolai Hähnle2017-11-031-1/+30
* glsl: allow any l-value of an input variable as interpolant in interpolateAt*Nicolai Hähnle2017-11-032-5/+32
* nir/serialize: fix build with gcc 4.4.7Dave Airlie2017-11-031-19/+19
* i915g: remove some unknown cap warnings.Dave Airlie2017-11-031-0/+8
* i915g: make gears run again.Dave Airlie2017-11-034-4/+24
* ac: remove the remaining duplicate llvm typesTimothy Arceri2017-11-031-12/+1
* ac: remove usused v4f32Timothy Arceri2017-11-031-4/+0
* ac: add v2f32 to the common code and make use of itTimothy Arceri2017-11-033-10/+7
* ac: use the ac f16 llvm typeTimothy Arceri2017-11-031-3/+1
* ac: use the ac f32 llvm typeTimothy Arceri2017-11-031-35/+33
* ac: use the ac f64 llvm typeTimothy Arceri2017-11-031-3/+1
* ac: use the common v8i32 llvm typeTimothy Arceri2017-11-031-4/+2
* ac: use the common v4i32 llvm typeTimothy Arceri2017-11-031-9/+7
* ac: add v3i32 to the common code and make use of itTimothy Arceri2017-11-033-5/+5
* ac: add v2i32 to the common code and use itTimothy Arceri2017-11-033-11/+11
* ac: use the ac i64 llvm typeTimothy Arceri2017-11-031-3/+1
* ac: remove unused i16 llvm typeTimothy Arceri2017-11-031-2/+0
* ac: use the ac ivoidt llvm typeTimothy Arceri2017-11-031-4/+2
* ac: use the ac i8 llvm typeTimothy Arceri2017-11-031-6/+4
* ac: use the ac i1 llvm typeTimothy Arceri2017-11-031-3/+1
* ac: use the ac i32 llvm typeTimothy Arceri2017-11-031-181/+179
* ac/radeonsi: add support for tex instr without a derefenceTimothy Arceri2017-11-032-34/+51
* nir: skip lowering sampler if there is no dereferenceTimothy Arceri2017-11-031-1/+3
* r600: add support for early depth/stencil.Dave Airlie2017-11-031-0/+3
* r600: add support for emitting RAT instructions to the assembler.Dave Airlie2017-11-033-0/+35
* r600: add support for mark bit to the assembler.Dave Airlie2017-11-033-0/+7
* r600: add support for valid pixel mode on CF clausesDave Airlie2017-11-032-0/+2
* r600: add support for some ALU sources.Dave Airlie2017-11-031-0/+9
* radv: use the optimal packets order for dispatch callsSamuel Pitoiset2017-11-021-8/+53
* nir: add tess patch support to nir_remove_unused_varyings()Timothy Arceri2017-11-031-19/+42
* es2api/ABI-check: Add es3.x symbolsDylan Baker2017-11-021-8/+125
* meson: Set c visibility args for wayland-drmDylan Baker2017-11-021-0/+1
* st/glsl_to_nir: pass gl_shader_program to st_finalize_nir()Timothy Arceri2017-11-033-27/+11
* radv: Don't expose heaps with 0 memory.Bas Nieuwenhuizen2017-11-023-53/+101
* gbm: Don't traverse backwards for includesDylan Baker2017-11-024-5/+12
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 04:21:32 +0000