summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* nv50: fix TEX for WriteMask not equal 0xfChristoph Bumiller2009-09-251-4/+5
| | | | | If you e.g. only need alpha, it ends up in the first reg, not the last, as it would when reading rgb too.
* nv50: actually enable view volume clippingChristoph Bumiller2009-09-251-1/+10
| | | | | | | Until now, only primitives wholly outside the view volume were not drawn. This was only visibile when using a viewport smaller than the window size, naturally.
* nv50: RCP and RSQ cannot load from VP inputsChristoph Bumiller2009-09-251-1/+21
|
* nv50: fix CEIL and TRUNCChristoph Bumiller2009-09-251-4/+5
| | | | Separated the integer rounding mode flag for cvt.
* nv50: implement BGNLOOP, BRK, ENDLOOPChristoph Bumiller2009-09-251-2/+75
| | | | | | There's a good chance a loop won't execute correctly though since our TEMP allocation assumes programs to be executed linearly. Will fix later.
* nv50: implement IF, ELSE, ENDIF opcodesChristoph Bumiller2009-09-251-42/+146
|
* r300g: add texture format for xvmcCooper Yuan2009-09-251-0/+3
|
* mesa/main: Make FEATURE_convolve follow feature conventions.Chia-I Wu2009-09-245-86/+103
| | | | | As shown in mfeatures.h, this allows users of convolve.h to work without knowing if the feature is available.
* mesa/main: Make FEATURE_colortable follow feature conventions.Chia-I Wu2009-09-246-74/+64
| | | | | As shown in mfeatures.h, this allows users of colortab.h to work without knowing if the feature is available.
* mesa/main: Make FEATURE_pixel_transfer follow feature conventions.Chia-I Wu2009-09-244-56/+51
| | | | | As shown in mfeatures.h, this allows users of pixel.h to work without knowing if the feature is available.
* mesa/main: Add comments to mfeatures.h.Chia-I Wu2009-09-241-0/+32
| | | | The comments document the conventions that a feature may follow.
* mesa: _mesa_meta_GenerateMipmap() now workingBrian Paul2009-09-241-33/+172
| | | | | Handles GL_TEXTURE_1D, GL_TEXTURE_2D, GL_TEXTURE_CUBE_MAP. But GL_TEXTURE_3D and texture borders not supported yet.
* mesa: remove: unused gl_vertex_program::TnlData fieldBrian Paul2009-09-242-8/+0
|
* st/xorg: start working on the Xv acceleration codeZack Rusin2009-09-242-0/+218
|
* st/xorg: fills are supported plussome minor clenupsZack Rusin2009-09-242-11/+7
|
* st/xorg: add easier way of disabling/enabling accelerationZack Rusin2009-09-242-10/+18
|
* llvmpipe: add missing __FUNCTION__ parameter to debug_printf() callsBrian Paul2009-09-241-4/+8
|
* llvmpipe: increase max 3D texture size to 256Brian Paul2009-09-241-1/+1
|
* Merge branch 'mesa_7_6_branch'Brian Paul2009-09-2413-29/+170
|\ | | | | | | | | | | Conflicts: src/mesa/vbo/vbo_exec_array.c
| * Merge branch 'mesa_7_5_branch' into mesa_7_6_branchBrian Paul2009-09-242-7/+2
| |\
| | * softpipe: Increase GL_MAX_3D_TEXTURE_SIZE to 256.Vinson Lee2009-09-241-1/+1
| | |
| | * mesa: remove glEnable(GL_DEPTH_BOUNDS_TEST_EXT) check/warningBrian Paul2009-09-241-5/+0
| | | | | | | | | | | | | | | At the time of the enable there may not be a Z buffer, but one may be attached to the FBO later.
| | * mesa: remove rgbMode check in enable_texture()Brian Paul2009-09-241-1/+1
| | | | | | | | | | | | | | | | | | | | | If the currently bound FBO isn't yet validated it's possible for rgbMode to be zero so we'll lose the texture enable. This could fix some FBO rendering glitches, but I don't know of any specific instances.
| * | i965: Emit zero initialization for NV VP temporaries as required.Eric Anholt2009-09-245-0/+51
| | | | | | | | | | | | | | | | | | | | | This is similar to what r300 does inside the driver, but I've added it as a generic option since it seems most hardware will want it. Fixes piglit nv-init-zero-reg.vpfp and nv-init-zero-addr.vpfp.
| * | i965: Remove assert about NV_vp now that it somewhat works.Eric Anholt2009-09-241-2/+0
| | |
| * | i965: Load NV program matrices when required.Eric Anholt2009-09-241-0/+3
| | |
| * | mesa: Initialize NV_vertex_program fields for the parameter lists and such.Eric Anholt2009-09-243-0/+55
| | | | | | | | | | | | This helps let drivers treat NV_vp like ARB_vp.
| * | intel: use default array/element buffers in intel_generate_mipmap()Brian Paul2009-09-241-0/+21
| | | | | | | | | | | | | | | | | | | | | If there happened to be a bound VBO when intel_generate_mipmap() was called we blew up because of a bad vertex array pointer. Fixes regnumonline, bug 23859.
| * | mesa: replace assertion with no-op function assignmentBrian Paul2009-09-241-1/+12
| | |
| * | mesa: added commentBrian Paul2009-09-241-0/+1
| | |
| * | vbo: limit number of warnings to 10Brian Paul2009-09-241-18/+25
| | | | | | | | | | | | Otherwise some apps will emit tons of warnings.
* | | Merge branch 'mesa_7_6_branch'Pauli Nieminen2009-09-242-6/+7
|\| |
| * | radeon: Fix scissors for r600 KMS.Pauli Nieminen2009-09-242-6/+7
| | | | | | | | | | | | | | | | | | | | | Radeon generic scissors code had problem that some of code was using exclusive and some inclusive bottom right corner. Only r600 driver is using exclusive coordinate so changed generic code to pass inclusive coordinate and r600 driver changes BR coordinate to be exclusive.
* | | Merge branch 'mesa_7_6_branch'Brian Paul2009-09-248-22/+43
|\| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | Conflicts: src/mesa/drivers/dri/r600/r700_assembler.c src/mesa/drivers/dri/r600/r700_chip.c src/mesa/drivers/dri/r600/r700_render.c src/mesa/drivers/dri/r600/r700_vertprog.c src/mesa/drivers/dri/r600/r700_vertprog.h src/mesa/drivers/dri/radeon/radeon_span.c
| * | Merge branch 'mesa_7_5_branch' into mesa_7_6_branchBrian Paul2009-09-243-12/+18
| |\|
| | * swrast: add lod bias when texture samplingBrian Paul2009-09-231-2/+7
| | | | | | | | | | | | | | | | | | Mostly fixes progs/demos/lodbias when MESA_TEX_PROG=1. But the LOD still seems off by -1 or so. May be an issue with the params passed to _swrast_compute_lambda()
| | * mesa: don't bias LOD in shader interpreter; do it in swrastBrian Paul2009-09-231-6/+1
| | |
| | * swrast: fix typo in partial derivatives parameter passingBrian Paul2009-09-231-1/+1
| | |
| | * st/mesa: trim calculated userbuffer sizeKeith Whitwell2009-09-231-3/+9
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | In get_array_bounds we were previously defining a user buffer sized as (nr_vertices * stride). The trouble is that if the vertex data occupies less than stride bytes, the extra tailing (stride - size) bytes may extend outside the memory actually allocated by the app and caused a segfault. To fix this, define a the buffer bounds to be: ptr .. ptr + (nr-1)*stride + element_size
| * | tgsi/sse: Pass the lodbias, not zero. More comments.Brian Paul2009-09-241-5/+5
| | | | | | | | | | | | This fixes the glean/glsl1 "texture2D(), with bias" test when using SSE.
| * | mesa: added default case return to silence warningBrian Paul2009-09-241-0/+1
| | |
| * | glsl: init var to silence warningBrian Paul2009-09-241-1/+1
| | |
| * | glsl: fix missing initializers warningBrian Paul2009-09-241-2/+2
| | |
| * | r600: add support for CUBE textures, also TXPAndre Maasikas2009-09-242-47/+263
| | | | | | | | | | | | seems to work here ...
| * | r600: fix typo in the last commitAlex Deucher2009-09-241-5/+5
| | | | | | | | | | | | 128 gprs, 256 reg-based consts
| * | r600: various cleanupsAlex Deucher2009-09-243-45/+24
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | - max texture size is 8k, but mesa doesn't support that at the moment. - attempt to set shader limits to what the hw actually supports - clean up some old r300 cruft - no need to explicitly disable irqs. This is fixed in the drm now. Signed-off-by: Alex Deucher <[email protected]>
| * | r600: fix some issues with LIT instructionAndre Maasikas2009-09-241-33/+36
| | | | | | | | | | | | | | | | | | | | | | | | - MUL_LIT is ALU.Trans instruction - some Trans instructions can take 3 arguments - don't clobber dst.x, use dst.z as temp, it'll get written correct value in last insn - respect source swizzles
| * | r600: fix point sizesAlex Deucher2009-09-241-4/+4
| | | | | | | | | | | | registers takes radius
| * | r600: fix polygon offsetAlex Deucher2009-09-241-3/+8
| | |
| * | radeon: don't build non-r600 span code on r600Alex Deucher2009-09-241-1/+5
| | |
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 02:48:43 +0000