summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* st/mesa: For vertex shaders, don't emit saturate when SM 3.0 is unsupportedAbdiel Janulgue2014-12-082-4/+3
* glsl: Don't optimize min/max into saturate when EmitNoSat is setAbdiel Janulgue2014-12-082-1/+2
* ir_to_mesa: Remove sat to clamp lowering passAbdiel Janulgue2014-12-081-3/+1
* loader: Add missing EXPAT_CFLAGS to libloader.la CPPFLAGSMichael Forney2014-12-081-1/+2
* i965: Remove default from brw_instruction_name switch to catch missing names.Matt Turner2014-12-081-12/+5
* i965: Add missing opcode names.Matt Turner2014-12-081-0/+9
* i965: Add opcode names for set_omask and set_sample_id.Matt Turner2014-12-081-0/+4
* egl: Expose EGL_KHR_get_all_proc_addresses and its client extensionChad Versace2014-12-075-1/+23
* freedreno/a2xx: silence warning about missing DEPTH32XIlia Mirkin2014-12-061-1/+4
* freedreno/a3xx: handle index_bias (i.e. base_vertex)Ilia Mirkin2014-12-061-3/+13
* freedreno/a3xx: add bgr565 texturing and renderingIlia Mirkin2014-12-061-1/+1
* freedreno/a3xx: add support for SRGB render targetsIlia Mirkin2014-12-062-9/+12
* freedreno/a3xx: output RGBA16_FLOAT from fs for certain outputsIlia Mirkin2014-12-063-1/+17
* freedreno/a3xx: re-enable rgb10_a2 render targetsIlia Mirkin2014-12-061-1/+3
* freedreno/a3xx: fix border color swizzle to match texture format descIlia Mirkin2014-12-061-4/+18
* freedreno/a3xx: fix alpha-blending on RGBX formatsIlia Mirkin2014-12-065-8/+55
* glcpp: Fix `can not` to `cannot` in error messageChris Forbes2014-12-072-4/+4
* glcpp: Disallow undefining GL_* builtin macros.Chris Forbes2014-12-071-1/+2
* i965/Gen6-7: Fix point sprites with PolygonMode(GL_POINT)Chris Forbes2014-12-071-0/+6
* i965: Fix regs read for FS_OPCODE_INTERP_PER_SLOT_OFFSETChris Forbes2014-12-071-0/+2
* i965: Add opcode names for FS interpolation opcodesChris Forbes2014-12-071-0/+9
* mesa/st: don't use CMP / I2F for conditional assignments with native integersRoland Scheidegger2014-12-061-17/+45
* llvmpipe: decrease MAX_SCENES from 2 to 1Roland Scheidegger2014-12-062-1/+13
* draw: use the prim type from prim_info not emit in passthrough emitRoland Scheidegger2014-12-061-2/+2
* draw: use correct output prim for non-adjacent topologies in prim assembler.Roland Scheidegger2014-12-061-4/+4
* draw: kill off unneded prim assembler code for handling adjacency vertsRoland Scheidegger2014-12-062-60/+0
* gallium/docs: (trivial) remove STR opcode description.Roland Scheidegger2014-12-061-9/+0
* i965/fs: Perform CSE on MOV ..., VF instructions.Matt Turner2014-12-051-5/+11
* i965/fs: Try to emit LINE instructions on Gen <= 5.Matt Turner2014-12-052-0/+56
* i965/fs: Add support for generating the LINE instruction.Matt Turner2014-12-051-0/+4
* i965: Set the region of LINE's src0 to <0,1,0>.Matt Turner2014-12-051-1/+10
* i965: Give compile stats through KHR_debug.Matt Turner2014-12-052-0/+20
* mesa: Add a source parameter to _mesa_gl_debug.Matt Turner2014-12-057-2/+12
* vc4: Try swapping the regfile A to B to pair instructions.Eric Anholt2014-12-051-2/+62
* vc4: Allow pairing of some instructions that disagree about the WS bit.Eric Anholt2014-12-051-1/+47
* i965/gs: Avoid DW * DW mulBen Widawsky2014-12-051-2/+6
* vc4: Add separate write-after-read dependency tracking for pairing.Eric Anholt2014-12-051-20/+58
* vc4: Fix inverted priority of instructions for QPU scheduling.Eric Anholt2014-12-051-10/+10
* vc4: Refuse to merge two ops that both access shared functions.Eric Anholt2014-12-053-36/+55
* vc4: Allow dead code elimination of color reads.Eric Anholt2014-12-051-1/+1
* vc4: Add a debug flag for waiting for sync on submit.Eric Anholt2014-12-053-0/+11
* i965/fs: Move brw_file_from_reg() higher in the file.Matt Turner2014-12-051-14/+14
* i965/fs: Make brw_reg_from_fs_reg static and remove prototype.Matt Turner2014-12-052-72/+70
* i965: Use ~0 to represent true on all generations.Matt Turner2014-12-055-102/+120
* i965: Change the type of booleans to D.Matt Turner2014-12-053-25/+25
* i965/fs: Add a negate() function.Matt Turner2014-12-051-0/+8
* i965/vec4: Don't DCE flag-writing insts because dest was unused.Matt Turner2014-12-051-1/+1
* i965/vec4: Allow CSE on uniform-vec4 expansion MOVs.Matt Turner2014-12-056-1/+13
* glsl: Optimize scalar all_equal/any_nequal into equal/nequal.Matt Turner2014-12-051-0/+10
* mesa: Ensure stack is realigned on x86.José Fonseca2014-12-051-0/+3
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-21 07:32:54 +0000