summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* mesa: add new program optimizer codeBrian Paul2009-03-064-0/+462
* i965: commentsBrian Paul2009-03-061-0/+2
* i965: comments and minor clean-upsBrian Paul2009-03-061-3/+43
* i965: avoid unnecessary calls to brw_wm_is_glsl()Brian Paul2009-03-064-2/+12
* r300: fix depth write regression (found by Nicolai Haehnle)Maciej Cencora2009-03-061-3/+10
* r300: enable EXT_fog_coord extensionMaciej Cencora2009-03-062-161/+20
* r300: route fog coord and W pos correctlyMaciej Cencora2009-03-062-42/+106
* r300: rewrite and hopefully simplify RS setupMaciej Cencora2009-03-063-213/+225
* r300: add few macros for RS setupMaciej Cencora2009-03-061-0/+6
* r300: silence valgrindMaciej Cencora2009-03-061-1/+1
* r300: Print reg address when debugging is enabledMaciej Cencora2009-03-061-4/+14
* r300: don't crash on sw tcl hw if point size vertex attrib is sentMaciej Cencora2009-03-061-2/+2
* r300-gallium: GA enhancements.Corbin Simpson2009-03-062-3/+14
* r300-gallium: Flat/smooth shading state.Corbin Simpson2009-03-066-17/+32
* r300-gallium: Pick up a few more bits of rs_state.Corbin Simpson2009-03-065-14/+23
* wgl: Check support for all other depth/stencil formats.José Fonseca2009-03-061-7/+18
* wgl: Choose a supported S8Z24/Z24S8/X8Z24/Z24X8.José Fonseca2009-03-061-2/+24
* mesa: Reads must also be done with lock held.José Fonseca2009-03-061-3/+5
* mesa: Fix typo.José Fonseca2009-03-061-1/+1
* intel: Fix bpp setting of blits to 8bpp targets.Eric Anholt2009-03-051-0/+2
* i965: fix 3DPRIMITIVE batch decode of the vertex count field.Eric Anholt2009-03-051-1/+1
* i965: Stop dumping programs after the first all-zeroes entry.Eric Anholt2009-03-051-0/+8
* intel: Add always_flush_batch driconf option for making small batchbuffers.Eric Anholt2009-03-056-1/+25
* intel: Add always_flush_cache driconf option for debugging cache flush failure.Eric Anholt2009-03-057-2/+42
* i965: Add a note about why the _NEW_STENCIL is required in draw_buffers.Eric Anholt2009-03-051-0/+5
* intel: Remove a gratuitous MI_FLUSH after clearing with a blit.Eric Anholt2009-03-051-1/+0
* i965: Remove dead flushing code.Eric Anholt2009-03-054-23/+0
* st/xorg: Install to XORG_DRIVER_INSTALL_DIRJoel Bosveld2009-03-062-2/+4
* i965: comments and formatting fixesBrian Paul2009-03-051-4/+14
* i965: fix emit_math1() function used for scalar instructionsBrian Paul2009-03-051-9/+32
* mesa: added some assertionsBrian Paul2009-03-051-0/+2
* mesa: when printing src regs, use |reg| for absolute valueBrian Paul2009-03-051-7/+16
* i965: fix screen depth test in intel_validate_framebuffer)_Brian Paul2009-03-051-1/+2
* i965: init dest reg CondMask = COND_TR (the proper default)Brian Paul2009-03-051-2/+2
* r300-gallium: Move RS block setup to CSO.Corbin Simpson2009-03-053-30/+26
* r300-gallium: Move scissor state.Corbin Simpson2009-03-051-5/+5
* r300-gallium: Fix up vertex count.Corbin Simpson2009-03-051-6/+13
* r300-gallium: Use only one CS section for vertex_format.Corbin Simpson2009-03-051-3/+1
* Revert "softpipe: added null ptr check for align_free() call in vbuf code"Brian Paul2009-03-051-2/+1
* gallium: added null ptr check in align_free()Brian Paul2009-03-051-3/+5
* softpipe: added null ptr check for align_free() call in vbuf codeBrian Paul2009-03-051-1/+2
* r300-gallium: C++ compat fix.Corbin Simpson2009-03-051-4/+4
* radeon-gallium: fix dri2 buildJoakim Sindholt2009-03-051-3/+3
* radeon-gallium: Add Xorg state tracker Radeon winsys stub.Corbin Simpson2009-03-041-0/+154
* radeon-gallium: Only build drivers for state trackers that are enabled.Corbin Simpson2009-03-041-1/+1
* i965: add software fallback for conformant 3D textures and GL_CLAMPRobert Ellison2009-03-045-11/+41
* radeon-gallium: Enable EGL and Xorg state trackers.Corbin Simpson2009-03-043-1/+67
* radeon-gallium: DRI2 state tracker, part 3.Corbin Simpson2009-03-0415-728/+78
* r300-gallium: Add unaccelerated surface_copy.Corbin Simpson2009-03-041-0/+62
* mesa: call _mesa_get_cpu_string() to get CPU info for GL_RENDERER stringBrian Paul2009-03-041-66/+8