summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* draw: simplify prim id insertion in prim assemblerRoland Scheidegger2014-12-101-34/+5
* draw: fix another decompose bug affecting constant interpolated attributesRoland Scheidegger2014-12-101-2/+1
* draw: fix flatshade stage for constant interpolated valuesRoland Scheidegger2014-12-103-69/+126
* draw: copy over prim id header in flatshade stage when emitting linesRoland Scheidegger2014-12-101-3/+6
* gallium/docs: clarify fragment shader position input w component.Roland Scheidegger2014-12-101-2/+4
* radeonsi: take into account NULL colorbuffers when computing CB_TARGET_MASKMarek Olšák2014-12-101-4/+12
* radeonsi: only emit line stippling and provoking vertex state when it changesMarek Olšák2014-12-105-0/+9
* radeonsi: fix SPI state dependency on sprite_coord_enableMarek Olšák2014-12-102-2/+4
* radeonsi: fix line stippling and provoking vertex state for GS primitivesMarek Olšák2014-12-101-1/+3
* radeonsi: emit DRAW_PREAMBLE only if it changesMarek Olšák2014-12-103-8/+17
* radeonsi: remove setting of VGT_DISPATCH_DRAW_INDEXMarek Olšák2014-12-101-3/+0
* radeonsi: emit GS_OUT_PRIM_TYPE only if it changesMarek Olšák2014-12-103-1/+6
* radeonsi: emit primitive restart only if it changesMarek Olšák2014-12-103-5/+22
* radeonsi: emit base vertex and start instance only if they changeMarek Olšák2014-12-103-3/+38
* radeonsi: emit clip registers only if VS, GS, or rasterizer is changedMarek Olšák2014-12-105-32/+39
* radeonsi: get info about VS outputs from tgsi_shader_infoMarek Olšák2014-12-103-35/+34
* radeonsi: move all shader-related functions to a new file si_state_shaders.cMarek Olšák2014-12-106-785/+810
* radeonsi: generate derived and draw-related registers directly in the CSMarek Olšák2014-12-103-75/+76
* radeonsi: si_conv_pipe_prim shouldn't failMarek Olšák2014-12-101-11/+3
* radeonsi: remove useless variable si_context::pm4_dirty_cdwordsMarek Olšák2014-12-103-11/+1
* radeonsi: remove unused draw packet functionsMarek Olšák2014-12-102-87/+0
* radeonsi: emit draw packets directly into the CSMarek Olšák2014-12-103-68/+95
* radeonsi: add emit util functions for SH registersMarek Olšák2014-12-102-1/+18
* tgsi: add tgsi_shader_info::writes_clipvertexMarek Olšák2014-12-102-0/+4
* tgsi: add clip and cull distance writemasks into tgsi_shader_infoMarek Olšák2014-12-102-0/+6
* tgsi: add tgsi_shader_info::writes_psizeMarek Olšák2014-12-102-0/+4
* cso: put cso_release_all into cso_destroy_contextMarek Olšák2014-12-109-38/+9
* i965: Generate vs code using scalar backend for BDW+Kristian Høgsberg2014-12-106-15/+77
* i965: Clean up fs_visitor::run and rename to run_fsKristian Høgsberg2014-12-102-19/+15
* i965: Add fs_visitor::run_vs() to generate scalar vertex shader codeKristian Høgsberg2014-12-103-13/+436
* i965: Rename brw_vec4_prog_data/key to brw_bue_prog_data/keyKristian Høgsberg2014-12-1013-42/+42
* i965: Prepare for using the ATTR register file in the fs backendKristian Høgsberg2014-12-104-6/+23
* i965: Consolidate code to get struct brw_sampler_prog_key_dataKristian Høgsberg2014-12-101-21/+16
* i965: Add new SIMD8 VS prog data flagKristian Høgsberg2014-12-106-7/+21
* i965: Add SIMD8 URB write low-level IR instructionKristian Høgsberg2014-12-106-1/+51
* i965: Remove shader program argument and member from fs_generatorKristian Høgsberg2014-12-104-6/+3
* i965: Set shader name for generator from call siteKristian Høgsberg2014-12-104-24/+35
* i965: Generalize fs_generator furtherKristian Høgsberg2014-12-104-16/+12
* i965: Don't copy propagate constants from sources with saturateKristian Høgsberg2014-12-101-0/+2
* i965: Replace 'noann' debug flag with 'ann'.Matt Turner2014-12-103-3/+3
* i965: Disable unlit-centroid workaround on Gen < 6.Matt Turner2014-12-101-3/+0
* hgl: traverse add-on entriesAdrien Destugues2014-12-101-2/+2
* gallium/target: Haiku softpipeAlexander von Gluck IV2014-12-101-1/+1
* gallium/aux: Avoid redefining MAXAlexander von Gluck IV2014-12-101-0/+2
* clover: Use switch when creating kernel arguments.Jan Vesely2014-12-101-25/+19
* r600g: only init GS_VERT_ITEMSIZE on r600Dave Airlie2014-12-101-5/+2
* vc4: Do QPU scheduling across uniform loads.Eric Anholt2014-12-091-28/+60
* vc4: Populate the delay field better, and schedule high delay first.Eric Anholt2014-12-091-1/+49
* vc4: Skip raddr dependencies for 32-bit immediate loads.Eric Anholt2014-12-091-2/+5
* vc4: Mark VPM read setup as impacting VPM reads, not writes.Eric Anholt2014-12-091-1/+7