summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* util: disable cache if we have no build-id and timestamp is zeroTimothy Arceri2018-10-022-4/+9
* radeonsi: add a workaround for bitfield_extract when count is 0Timothy Arceri2018-10-021-11/+30
* anv: Implement VK_KHR_driver_propertiesJason Ekstrand2018-10-012-0/+24
* vulkan: Update the XML and headers to 1.1.86Jason Ekstrand2018-10-011-66/+791
* radv: do not try to set DCC_CONTROL when image doesn't use DCCSamuel Pitoiset2018-10-011-1/+1
* radv: add a sanity check for mutable formats and TC-compat HTILESamuel Pitoiset2018-10-011-5/+22
* radv: disable HTILE for very small depth surfacesSamuel Pitoiset2018-10-011-1/+3
* radv: add potential missing fields for DB_EQAASamuel Pitoiset2018-10-011-1/+3
* radv: disable complicated point clipping against user clip planesSamuel Pitoiset2018-10-011-1/+0
* gallium/util: Clarify comment in util_init_thread_pinningMichel Dänzer2018-09-281-1/+4
* radv: do not sync CP DMA when copying buffersSamuel Pitoiset2018-09-281-0/+2
* radv: adjust the CmdUpdateBuffer threshold for optimal performanceSamuel Pitoiset2018-09-282-1/+3
* radv: do not use the availability bit for timestamp queriesSamuel Pitoiset2018-09-282-30/+28
* freedreno/a6xx: Build up draw dword0 outside visibilty if statementKristian H. Kristensen2018-09-271-17/+18
* freedreno/a6xx: Simplify draw_emit() branches a bitKristian H. Kristensen2018-09-271-16/+8
* freedreno/a6xx: Copy OUT_RING() part into each branch of the index ifKristian H. Kristensen2018-09-271-17/+29
* freedreno/a6xx: Split fd6_draw_emit into direct and indirect pathsKristian H. Kristensen2018-09-271-36/+46
* freedreno/a6xx: Inline fd6_draw()Kristian H. Kristensen2018-09-271-31/+17
* freedreno/a6xx: Move emit_marker and wfi to draw_impl()Kristian H. Kristensen2018-09-271-17/+12
* freedreno/a6xx: Move inline functions out of fd6_draw.hKristian H. Kristensen2018-09-273-108/+110
* freedreno: fix a typo in launch_gridHyunjun Ko2018-09-271-1/+1
* freedreno/ir3: fix the param order of cmpxchgHyunjun Ko2018-09-271-2/+2
* freedreno/a6xx: fix shaders w/ >= 24 regsRob Clark2018-09-271-1/+1
* freedreno/a6xx: fix gl_FragCoord.wRob Clark2018-09-271-2/+6
* freedreno: handle invalidated buffers harderRob Clark2018-09-278-7/+39
* freedreno/a6xx: fix constlenRob Clark2018-09-271-7/+6
* freedreno: fix inorder rendering caseRob Clark2018-09-271-6/+7
* freedreno/a6xx: backface stencil stateRob Clark2018-09-272-2/+4
* freedreno/a6xx: fix gpu crash with separate-stencilRob Clark2018-09-271-1/+1
* freedreno/a6xx: fix MRT configRob Clark2018-09-271-7/+7
* freedreno: fix potential hang when destroying batchRob Clark2018-09-271-1/+1
* freedreno: fix corrupted fb stateRob Clark2018-09-272-2/+5
* freedreno: simplify pctx->clear()Rob Clark2018-09-276-74/+11
* freedreno: fix FD_MESA_DEBUG=flushRob Clark2018-09-272-2/+8
* freedreno: fix scissor state emitRob Clark2018-09-274-4/+8
* freedreno: update generated headersRob Clark2018-09-278-340/+1089
* st/mesa: do not call update_framebuffer_size with NULL pointerErik Faye-Lund2018-09-271-1/+2
* vulkan: Disable randr lease for libxcb < 1.13Maxime2018-09-271-0/+2
* radv: Remove garbage comment.Bas Nieuwenhuizen2018-09-271-1/+0
* radv: Do not use multiple draws for multisample copies.Bas Nieuwenhuizen2018-09-271-57/+5
* anv: If softpin is supported, use it with the hiz clear value boJordan Justen2018-09-261-0/+9
* anv: s/batch/value_bo/ on anv_device_init_hiz_clear_batchJordan Justen2018-09-261-2/+2
* intel/isl: Add a unit suffixes to some struct fields and variablesJason Ekstrand2018-09-2622-189/+190
* radeonsi: NaN should pass kill_ifAxel Davy2018-09-251-1/+2
* st/nine: Do not mark both ff vs and ps updatedAxel Davy2018-09-251-2/+4
* st/nine: Split NINE_STATE_FF_OTHERAxel Davy2018-09-255-23/+23
* st/nine: Add dummy ff shader stateAxel Davy2018-09-252-8/+12
* st/nine: Mark pointsize states as ff statesAxel Davy2018-09-251-3/+3
* st/nine: Minor refactor of a few NINE_STATE_* flagsAxel Davy2018-09-253-17/+14
* st/nine: Increase maximum number of temp registersAxel Davy2018-09-251-1/+1