summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* i965/blorp: round to nearest when converting float into integerSamuel Iglesias Gonsalvez2015-02-241-4/+7
* i965: Perform program state upload outside of atom handlingCarl Worth2015-02-2310-84/+89
* egl, wayland: RGB565 format support on Back-bufferVivek Kasireddy2015-02-231-3/+38
* mesa: move math-related function into new c99_math.h fileBrian Paul2015-02-231-1/+1
* nir/gcm: Add some missing break statementsJason Ekstrand2015-02-231-0/+4
* nir: Copy-propagate vecN operations that are actually movesJason Ekstrand2015-02-231-16/+29
* ra: Disable round-robin strategy for optimistically colorable nodes.Francisco Jerez2015-02-231-1/+23
* i965/fs: Fix lower_load_payload() not to use an incorrect half for immediates...Francisco Jerez2015-02-231-0/+8
* i965/fs: Fix lower_load_payload() to take into account non-zero reg_offset.Francisco Jerez2015-02-231-2/+2
* i965/fs: Remove logic to keep track of MRF metadata in lower_load_payload().Francisco Jerez2015-02-231-26/+13
* i965/fs: Less broken handling of force_writemask_all in lower_load_payload().Francisco Jerez2015-02-231-7/+13
* mesa/vbo: Use unreachable to silence uninitialized var warning.Matt Turner2015-02-231-2/+1
* mesa: Move START/END_FAST_MATH macros to their only use.Matt Turner2015-02-232-79/+78
* mesa: Remove definition of NULL.Matt Turner2015-02-231-4/+0
* mesa: Use assert() instead of ASSERT wrapper.Matt Turner2015-02-23131-746/+735
* mesa: Remove CHECK macro.Matt Turner2015-02-233-58/+30
* mesa: Remove dead CAPI define.Matt Turner2015-02-231-5/+0
* gallium: Use util_cpu_to_le{16,32} in many more places.Matt Turner2015-02-235-390/+88
* gallium/util: Use HAVE___BUILTIN_* macros.Matt Turner2015-02-231-6/+5
* mesa: Move C99 MSVC compatibility code from u_math.h to c99_compat.h.Matt Turner2015-02-231-143/+0
* i965: Link test programs with gtest before pthreads.Matt Turner2015-02-231-10/+10
* osmesa: add gallium include dirs to Makefile.amBrian Paul2015-02-231-0/+2
* util: move pipe_prim_names array into u_prim_name()Brian Paul2015-02-231-24/+21
* util: rewrite debug_print_transfer_flags() using debug_dump_flags()Brian Paul2015-02-231-28/+13
* mesa: Adds missing error condition in _mesa_check_sample_count()Eduardo Lima Mitev2015-02-231-3/+4
* radeonsi: fix a warning caused by previous commitMarek Olšák2015-02-231-1/+1
* radeonsi: fix point spritesMarek Olšák2015-02-231-1/+1
* i965/skl: Use 1 register for uniform pull constant payloadBen Widawsky2015-02-221-1/+1
* nir: Generalize the optimization of subs of subs from 0.Eric Anholt2015-02-211-2/+2
* nir: Collapse repeated bcsels on the same argument.Eric Anholt2015-02-211-0/+1
* nir: When faced with a csel on !condition, just flip the arguments.Eric Anholt2015-02-211-0/+1
* nir: Allow nir_opt_algebraic to see booleanness through &&, ||, ^, !.Eric Anholt2015-02-211-1/+29
* nir: Add a couple of simplifications of csel operations.Eric Anholt2015-02-211-0/+3
* glsl: ensure that enter/leave record get a record typeIlia Mirkin2015-02-212-0/+5
* tgsi: avoid returning pointer to local var, make it staticIlia Mirkin2015-02-211-1/+1
* freedreno/a4xx: set PC_PRIM_VTX_CNTL.VAROUT properlyRob Clark2015-02-211-1/+6
* freedreno: update generated headersRob Clark2015-02-217-16/+44
* freedreno/a4xx: bit of cleanupRob Clark2015-02-214-33/+27
* loader: not having a pci-id should not be a warnRob Clark2015-02-211-3/+6
* freedreno: implement fenceRob Clark2015-02-214-74/+65
* freedreno/a2xx: fix increment in assertRob Clark2015-02-211-1/+2
* i965/fs: Use fs_reg for CS/VS atomics pixel mask immediate dataJordan Justen2015-02-211-2/+2
* i965/fs: Set pixel/sample mask for compute shaders atomic opsJordan Justen2015-02-211-4/+4
* ilo: R32G32B32_FLOAT need no special care on Gen8+Chia-I Wu2015-02-211-3/+6
* ilo: 128 BPP formats can use TiledY on Gen7.5+Chia-I Wu2015-02-211-1/+6
* nvc0: enable double supportIlia Mirkin2015-02-201-2/+2
* nvc0/ir: remove merge/split pairs to allow normal propagation to occurIlia Mirkin2015-02-201-0/+30
* nvc0/ir: add support for new TGSI double opcodesIlia Mirkin2015-02-201-0/+236
* nvc0/ir: handle zero and negative sqrt argumentsIlia Mirkin2015-02-201-2/+14
* nvc0/ir: no instruction can load a double immediateIlia Mirkin2015-02-201-0/+2