summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: always use compute rings for clover on CI and newer (v2)Marek Olšák2019-02-2611-75/+130
* radv: Interpolate less aggressively.Bas Nieuwenhuizen2019-02-261-9/+12
* util: Don't block SIGSYS for new threadsDrew Davenport2019-02-261-1/+2
* freedreno/ir3: gsampler2DMSArray fixesRob Clark2019-02-262-30/+36
* freedreno/ir3/a6xx: fix atomic shader outputsRob Clark2019-02-261-0/+8
* freedreno/a6xx: vertex_id is not _zero_basedRob Clark2019-02-262-1/+24
* freedreno/a6xx: fix DRAW_IDX_INDIRECT max_indiciesRob Clark2019-02-261-2/+1
* freedreno/ir3/a6xx: fix non-ssa atomic dstRob Clark2019-02-261-0/+5
* freedreno/a6xx: fix ssbo alignmentRob Clark2019-02-261-1/+2
* freedreno/ir3: use nopN encoding when possibleRob Clark2019-02-263-6/+35
* freedreno/a6xx: fix hangs with large shadersRob Clark2019-02-261-2/+2
* mesa: fix display list corner case assertionBrian Paul2019-02-261-0/+2
* svga: fix dma.pending > 0 testBrian Paul2019-02-261-1/+1
* svga: assorted whitespace and formatting fixesBrian Paul2019-02-267-56/+52
* st/mesa: whitespace/formatting fixes in st_cb_texture.cBrian Paul2019-02-261-32/+58
* i965: fixed clamping in set_scissor_bits when the y is flippedEleni Maria Stea2019-02-261-1/+1
* freedreno/a6xx: Silence compiler warningsEduardo Lima Mitev2019-02-261-2/+4
* i965: Add support for sampling from XYUV imagesKasireddy, Vivek2019-02-264-0/+11
* dri: Add XYUV8888 formatKasireddy, Vivek2019-02-263-0/+3
* nir/lower_tex: Add support for XYUV loweringKasireddy, Vivek2019-02-262-0/+21
* imgui: update memory editorLionel Landwerlin2019-02-262-67/+97
* imgui: update commitLionel Landwerlin2019-02-261-2/+5
* driinfo: add DTD to allow the xml to be validatedEric Engestrom2019-02-261-0/+16
* vulkan/overlay: fix includesLionel Landwerlin2019-02-263-8/+8
* vulkan/overlay: fix missing installation of layerLionel Landwerlin2019-02-261-0/+1
* egl/android: bump the number of drmDevices to 64Emil Velikov2019-02-261-1/+1
* loader: use loader_open_device() to handle O_CLOEXECEmil Velikov2019-02-261-1/+1
* meson: egl: correctly manage loader/xmlconfigEmil Velikov2019-02-261-6/+5
* egl/dri: de-duplicate dri2_load_driver*Emil Velikov2019-02-261-34/+11
* radv: don't copy buffer descriptors list for samplersSamuel Pitoiset2019-02-261-1/+5
* radv: fix out-of-bounds access when copying descriptors BO listSamuel Pitoiset2019-02-261-2/+0
* nir: use nir_variable_create instead of open-coding the logicTapani Pälli2019-02-261-6/+4
* nir: initialize value in copy_prop_vars_blockTapani Pälli2019-02-261-1/+1
* v3d: Rematerialize MOVs of uniforms instead of spilling them.Eric Anholt2019-02-252-27/+68
* v3d: Dump the VIR after register spilling if we were forced to.Eric Anholt2019-02-251-0/+10
* v3d: Fix vir_is_raw_mov() for input unpacks.Eric Anholt2019-02-251-0/+7
* st/mesa: Reduce array updates due to current changes.Mathias Fröhlich2019-02-262-1/+10
* meson/iris: Use current coding styleDylan Baker2019-02-251-7/+10
* radeonsi: fix query buffer allocationTimothy Arceri2019-02-262-25/+32
* nir: Just return when asked to rewrite uses of an SSA def to itself.Eric Anholt2019-02-251-1/+2
* radv: fix clearing attachments in secondary command buffersSamuel Pitoiset2019-02-251-10/+43
* swr/rast: Fix autotools and scons codegenAlok Hota2019-02-252-20/+12
* swr/rast: Add general SWTag statisticsAlok Hota2019-02-253-161/+191
* swr/rast: Add string handling to AR event frameworkAlok Hota2019-02-255-31/+54
* swr/rast: Add initial SWTag proto definitionsAlok Hota2019-02-252-39/+71
* swr/rast: Cleanup and generalize gen_archrastAlok Hota2019-02-252-81/+41
* nir: Use SM5 properties to optimize shift(a@32, iand(31, b))Daniel Schürmann2019-02-251-0/+5
* nir: Define shifts according to SM5 specification.Daniel Schürmann2019-02-251-4/+6
* intel/eu: Add an EOT parameter to send_indirect_[split]_messageJason Ekstrand2019-02-254-19/+29
* d3d: meson: do not prefix user provided d3d-drivers-pathSergii Romantsov2019-02-251-1/+1
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-28 08:29:42 +0000