summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Collapse)AuthorAgeFilesLines
* radeon: Support LLVM 3.2Tom Stellard2012-10-013-3/+11
| | | | | LLVM 3.2 and newer requires that the R600/SI backend be part of the LLVM tree.
* r600g: Re-enable growing of the compute memory poolTom Stellard2012-10-012-18/+4
|
* r600g: Fix bug when adding new items to the compute memory poolTom Stellard2012-10-011-6/+23
| | | | | | | The items are ordered in the item list by their offsets, with the lowest offset coming first in the list. The old code was assuming that new items being added to the list would always have a greater offset than the first item in the list, however this is not always the case.
* r600g: Use a RAT buffer as the backing bo for the compute memory poolTom Stellard2012-10-012-34/+6
|
* r600g: Make sure to init the compute memory pool with enough memoryTom Stellard2012-10-011-1/+1
|
* r600g: Add evergreen_init_color_surface_rat() v2Tom Stellard2012-10-012-0/+59
| | | | | | | | | | | This can be used to initialize the CB* registers for buffers without a radeon_surface. v2: - Get correct group_bytes value from r600_screen - Stop setting unnecessary fields Reviewed-by: Marek Olšák <[email protected]>
* r600g: Add register field definitions for 028C70_RESOURCE_TYPETom Stellard2012-10-011-0/+7
| | | | Reviewed-by: Marek Olšák <[email protected]>
* intel: add support for ANGLE_texture_compression_dxt.Oliver McFadden2012-10-018-5/+39
| | | | | Signed-off-by: Oliver McFadden <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* radeonsi: emit PA_SU_PRIM_FILTER_CNTLAlex Deucher2012-10-011-0/+2
| | | | | | | has no default value. Signed-off-by: Alex Deucher <[email protected]> Reviewed-by: Christian König <[email protected]>
* radeonsi: remove some old r600g cruftAlex Deucher2012-10-011-28/+0
| | | | | Signed-off-by: Alex Deucher <[email protected]> Reviewed-by: Christian König <[email protected]>
* radeonsi: fix range checking for state regsAlex Deucher2012-10-011-3/+4
| | | | | | | | end value is exclusive, but in practice we shouldn't hit this. Signed-off-by: Alex Deucher <[email protected]> Signed-off-by: Christian König <[email protected]>
* radeonsi: drop some cayman remnantsAlex Deucher2012-10-014-24/+4
| | | | | Signed-off-by: Alex Deucher <[email protected]> Reviewed-by: Christian König <[email protected]>
* radeonsi: define SGPR register numbersChristian König2012-10-016-25/+28
| | | | | | Instead of hardcoding them. Signed-off-by: Christian König <[email protected]>
* nvc0: make sure handles for unbound textures/samplers are uploaded on nve4Christoph Bumiller2012-09-302-2/+8
|
* nv50,nvc0: fix 3d engine blit for nvc0Christoph Bumiller2012-09-302-4/+9
|
* nv50,nvc0: implement blitChristoph Bumiller2012-09-3016-715/+1398
|
* gallium: remove resource_resolveMarek Olšák2012-09-3012-207/+12
| | | | | | | The functionality is provided by the new blit function. Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* st/mesa: implement decompress_with_blit using gallium blitMarek Olšák2012-09-303-83/+28
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* st/mesa: implement BlitFramebuffer using gallium blitMarek Olšák2012-09-302-181/+149
| | | | | | | | This also fixes a lot tests, especially all the clip-and-scissor-blit MSAA piglit tests. Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* svga: implement blitMarek Olšák2012-09-304-0/+78
| | | | Reviewed-by: Brian Paul <[email protected]>
* softpipe: implement blitMarek Olšák2012-09-303-0/+69
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* radeonsi: implement blitMarek Olšák2012-09-301-0/+28
| | | | | | Reviewed-by: Michel Dänzer <[email protected]> Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* r600g: implement blitMarek Olšák2012-09-305-23/+140
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* r300g: implement blitMarek Olšák2012-09-301-0/+40
| | | | Reviewed-by: Brian Paul <[email protected]>
* nv30: implement blitMarek Olšák2012-09-306-0/+80
| | | | Reviewed-by: Brian Paul <[email protected]>
* nv30: use util_format_is_supportedMarek Olšák2012-09-301-10/+3
| | | | | | Hardware drivers *must* use it. Reviewed-by: Brian Paul <[email protected]>
* llvmpipe: implement blitMarek Olšák2012-09-304-0/+80
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* i915g: implement blitMarek Olšák2012-09-302-23/+61
| | | | Reviewed-by: Brian Paul <[email protected]>
* gallium: implement blit in driver wrappersMarek Olšák2012-09-306-6/+136
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* gallium: add helpers for dumping pipe_box and pipe_blit_infoMarek Olšák2012-09-302-0/+79
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* gallium/u_blitter: add helper for blitting via resource_copy_regionMarek Olšák2012-09-302-0/+152
| | | | | | v2: fix off-by-one error in is_box_inside_resource, add comments Reviewed-by: Brian Paul <[email protected]>
* gallium/u_blitter: add gallium blit implementationMarek Olšák2012-09-3010-156/+258
| | | | | | | The original blit function is extended and the otAher functions reuse it. Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* gallium/u_blitter: add ability to disable and restore the render conditionMarek Olšák2012-09-304-14/+53
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* gallium/u_blitter: facilitate co-existence with the Draw moduleMarek Olšák2012-09-302-59/+111
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* gallium/u_blitter: check PIPE_CAP_TEXTURE_MULTISAMPLEMarek Olšák2012-09-301-0/+8
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* gallium: add blit into the interfaceMarek Olšák2012-09-303-0/+37
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* gallium: add PIPE_CAP_TEXTURE_MULTISAMPLEMarek Olšák2012-09-3011-1/+12
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* softpipe: fix set_framebuffer_state with uninitialized surfaces past nr_cbufs-1Marek Olšák2012-09-301-3/+5
| | | | | Tested-by: Michel Dänzer <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* scons: Use full path of texture_builtins.py.Vinson Lee2012-09-291-1/+1
| | | | | | | | | | Fixes this build error on Cygwin. Explicit dependency `src/glsl/builtins/tools/texture_builtins.py' not found, needed by target `build/cygwin-x86-debug/glsl/builtin_function.cpp'. Signed-off-by: Vinson Lee <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* mesa: add fall-through comment, just to be clearBrian Paul2012-09-291-0/+1
|
* mesa: remove useless GLenum castsBrian Paul2012-09-291-2/+2
|
* mesa: add const qualifier in check_for_ending() to silence warningBrian Paul2012-09-291-1/+1
|
* i965: Complain about variable index lowering when INTEL_DEBUG=perf.Kenneth Graunke2012-09-291-2/+8
| | | | | Signed-off-by: Kenneth Graunke <[email protected]> Reviewed-by: Eric Anholt <[email protected]>
* i965: Dump linked shaders on MESA_GLSL=dump.Kenneth Graunke2012-09-291-0/+9
| | | | | | | | | | | Often, the original shader IR isn't terribly interesting because a lot of crucial optimizations haven't been done (such as inlining built-ins). ir_to_mesa used to print this out for us, but since we don't use it, we have to do it ourselves. Signed-off-by: Kenneth Graunke <[email protected]> Reviewed-by: Eric Anholt <[email protected]>
* glsl: Rename variable_entry2 back to variable_entry in struct splitting.Kenneth Graunke2012-09-291-21/+17
| | | | | | | | The anonymous namespace should keep these private classes to file scope, preventing clashes with other symbols of the same name elsewhere. Signed-off-by: Kenneth Graunke <[email protected]> Reviewed-by: Eric Anholt <[email protected]>
* intel/i965: Disable SampleAlphaToOne if dual source blending enabledAnuj Phogat2012-09-291-2/+11
| | | | | | | | | | | From SandyBridge PRM, volume 2 Part 1, section 12.2.3, BLEND_STATE: DWord 1, Bit 30 (AlphaToOne Enable): "If Dual Source Blending is enabled, this bit must be disabled" Note: This is a candidate for stable branches. Signed-off-by: Anuj Phogat <[email protected]> Reviewed-by: Eric Anholt <[email protected]>
* scons: Disable build of assembly sources on Cygwin.Vinson Lee2012-09-282-2/+2
| | | | | | | The assembly sources currently do not build on Cygwin. Signed-off-by: Vinson Lee <[email protected]> Reviewed-by: Brian Paul <[email protected]>
* mesa: allow MESA_GL_VERSION_OVERRIDE to override the API typeJordan Justen2012-09-283-20/+69
| | | | | | | | | | | | | | | | | | | Change the format to MAJOR.MINOR[FC] For example: 2.1, 3.0FC, 3.1 The FC suffix indicates a forward compatible context, and is only valid for versions >= 3.0. Examples: 2.1: GL Legacy/Compatibility context 3.0: GL Legacy/Compatibility context 3.0FC: GL Core Profile context + Forward Compatible 3.1: GL Core Profile context 3.1FC: GL Core Profile context + Forward Compatible Signed-off-by: Jordan Justen <[email protected]> Reviewed-by: Chad Versace <[email protected]> Reviewed-by: Eric Anholt <[email protected]>
* i965: brwInitVtbl needs to know the chipset generationIan Romanick2012-09-282-0/+6
| | | | | | Fixes major regressions since de958de. Signed-off-by: Ian Romanick <[email protected]>
* i915: Don't free the intel_context structure when intelCreateContext fails.Ian Romanick2012-09-281-3/+0
| | | | | | | | | | intelDestroyContext will eventually be called, and it will clean things up. NOTE: This is a candidate for the 9.0 branch. Signed-off-by: Ian Romanick <[email protected]> Reviewed-by: Eric Anholt <[email protected]> Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=53618
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-22 08:04:46 +0000