Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | i965g: wip | Keith Whitwell | 2009-10-23 | 40 | -2599/+907 |
| | |||||
* | i965g: re-starting from the dri driver | Keith Whitwell | 2009-10-23 | 68 | -0/+29208 |
| | |||||
* | gallium: remove extended negate also, and also the ExtSwz token | Keith Whitwell | 2009-10-23 | 15 | -346/+11 |
| | | | | | | Likewise, the extended negate functionality hasn't been used since mesa switched to using tgsi_ureg to build programs, and has been translating the SWZ opcode internally to a single MAD. | ||||
* | cell: typo from ExtSwizzle commit | Keith Whitwell | 2009-10-23 | 1 | -1/+1 |
| | |||||
* | gallium: remove the swizzling parts of ExtSwizzle | Keith Whitwell | 2009-10-23 | 26 | -489/+96 |
| | | | | | | | | | These haven't been used by the mesa state tracker since the conversion to tgsi_ureg, and it seems that none of the other state trackers are using it either. This helps simplify one of the biggest suprises when starting off with TGSI shaders. | ||||
* | gallium: remove noise opcodes | Keith Whitwell | 2009-10-23 | 10 | -77/+20 |
| | | | | | | | | | | | Provide a dummy implementation in the GL state tracker (move 0.5 to the destination regs). At some point, a motivated person could add a better implementation of noise. Currently not even the nvidia binary drivers do anything more than this. In any case, the place to do this is in the GL state tracker, not the poor driver. | ||||
* | r300g: last changes's typo, miss a include file | Cooper Yuan | 2009-10-23 | 1 | -0/+1 |
| | |||||
* | r300g: add flush_frontbuffer function to display video surface | Cooper Yuan | 2009-10-23 | 1 | -1/+51 |
| | |||||
* | g3dvl: pass display and screen to g3dvl when creating video private context | Cooper Yuan | 2009-10-23 | 3 | -5/+7 |
| | |||||
* | r600: remove remains of old tnl pipeline | Alex Deucher | 2009-10-23 | 7 | -268/+41 |
| | |||||
* | r600: fix render size prediction | Alex Deucher | 2009-10-23 | 3 | -20/+20 |
| | |||||
* | r600: remove old tnl pipeline | Alex Deucher | 2009-10-23 | 2 | -192/+34 |
| | |||||
* | r600: clean up context creation | Alex Deucher | 2009-10-23 | 1 | -102/+100 |
| | | | | Make it more consistent with other radeon drivers. | ||||
* | Revert "Store clipping distance for user clip planes as part of vertex ↵ | Ian Romanick | 2009-10-22 | 4 | -132/+18 |
| | | | | | | | | | | processing" This reverts commit f058b25881e08c9d89a33345e5c84e1357396932. This change is completely wrong in so many ways. When clip distances are generated as part of vertex processing, they must be interpolated to perform clipping. Geometric clipping goes right out the window. | ||||
* | Merge branch 'mesa_7_6_branch' | Brian Paul | 2009-10-22 | 8 | -19/+84 |
|\ | |||||
| * | intel: flush old context before binding new context | Brian Paul | 2009-10-22 | 1 | -2/+15 |
| | | | | | | | | | | Per the GLX spec, when changing rendering contexts, the old context should first be flushed. | ||||
| * | glx: don't destroy context immediately if it's currently bound | Brian Paul | 2009-10-22 | 1 | -0/+10 |
| | | | | | | | | | | | | | | According to the GLXDestroyContext() man page, the context should not immediately be destroyed if it's bound to some thread. Wait until it's unbound to really delete it. The code for doing the later part is already present in MakeContextCurrent() so no change was needed there. | ||||
| * | mesa: code refactoring- new _mesa_finish(), _mesa_flush() | Brian Paul | 2009-10-22 | 2 | -8/+37 |
| | | |||||
| * | i965: fix hacked Fallback usage in brw_prepare_vertices() | Brian Paul | 2009-10-22 | 2 | -2/+6 |
| | | | | | | | | | | | | | | | | Setting intel->Fallback = 1 clobbered any fallback state that was already set. Not sure where this hack originated (the git history is a little convoluted). Define and use a new BRW_FALLBACK_DRAW bit instead. This shouldn't break anything and could potentially fix some bugs (but no specific ones are known). | ||||
| * | intel: define INTEL_FALLBACK_DRIVER for drivers | Brian Paul | 2009-10-22 | 1 | -0/+1 |
| | | |||||
| * | intel: Fallback field is a bitmask, use GLbitfield | Brian Paul | 2009-10-22 | 3 | -5/+14 |
| | | |||||
| * | i965: remove unused brw_context::tmp_fallback field | Brian Paul | 2009-10-22 | 1 | -1/+0 |
| | | |||||
| * | i965: remove unused BRW_FALLBACK_TEXTURE bit | Brian Paul | 2009-10-22 | 1 | -1/+1 |
| | | | | | | | | | | The value was probably wrong too. It was the same as INTEL_FALLBACK_DRAW_BUFFER. | ||||
* | | mesa: fix up vbo comments | Brian Paul | 2009-10-22 | 1 | -8/+14 |
| | | |||||
* | | mesa: added _mesa_dump_texture() | Brian Paul | 2009-10-22 | 2 | -3/+28 |
| | | |||||
* | | st/xorg: fix the makefile when used with new xextproto | Zack Rusin | 2009-10-22 | 1 | -0/+2 |
| | | |||||
* | | r300g: Enable more stuff in r300_screen, cleanup comments. | Corbin Simpson | 2009-10-22 | 3 | -16/+23 |
| | | | | | | | | Also enable 24-bit depth buffers without stencil. | ||||
* | | r300g: Cleanup PSC setup math a bit and stop using Draw formats. | Corbin Simpson | 2009-10-22 | 3 | -23/+74 |
| | | |||||
* | | nv50: handle PIPE_TEX_FILTER_ANISO case | Christoph Bumiller | 2009-10-22 | 2 | -15/+13 |
| | | | | | | | | | | Set the same bits as for linear filtering (in addition to max anisotropy), and 2 unknown bits I've seen set. | ||||
* | | nouveau: nv30: rewrite so we can render only in depth buffer | Patrice Mandin | 2009-10-22 | 1 | -20/+35 |
| | | |||||
* | | nouveau: nv30: use a8r8g8b8 as depth texture format for z24s8 | Patrice Mandin | 2009-10-22 | 1 | -4/+4 |
| | | |||||
* | | Kill off trident. | Corbin Simpson | 2009-10-22 | 9 | -2988/+0 |
| | | | | | | | | | | Hm. I could have said "chew trident and spit it out," or perhaps "spear trident," instead. Dohoho. | ||||
* | | Nuke s3v. | Corbin Simpson | 2009-10-22 | 28 | -7719/+1 |
| | | | | | | | | As per FDO #17889. | ||||
* | | r300g: Clean up duplicate code in r300_render. | Corbin Simpson | 2009-10-22 | 1 | -45/+4 |
| | | |||||
* | | r300g: Move render functions to r300_render. | Corbin Simpson | 2009-10-22 | 4 | -65/+249 |
| | | | | | | | | Part of the fastpath cleanup. | ||||
* | | llvmpipe: Avoid yet another variable size array. | José Fonseca | 2009-10-22 | 1 | -2/+4 |
| | | |||||
* | | llvmpipe: Define rdtsc for MSVC. | José Fonseca | 2009-10-22 | 1 | -3/+14 |
| | | |||||
* | | llvmpipe: Avoid variable size arrays. | José Fonseca | 2009-10-22 | 3 | -4/+7 |
| | | | | | | | | Not really variable size, but MSVC still doesn't like them. | ||||
* | | llvmpipe: Use the pack/unpack functions for 8bit unsigned norm multiplication. | José Fonseca | 2009-10-22 | 1 | -79/+17 |
| | | |||||
* | | llvmpipe: Utility function to double the bit width of a type. | José Fonseca | 2009-10-22 | 2 | -5/+28 |
| | | |||||
* | | llvmpipe: Factor vector packing/unpacking to a separate source file. | José Fonseca | 2009-10-22 | 5 | -237/+519 |
| | | | | | | | | | | These functions will be needed to implement many of the 8bit operations, and they are quite complex on its own. | ||||
* | | llvmpipe: Call util_cpu_detect() from the unit tests. | José Fonseca | 2009-10-22 | 2 | -0/+7 |
| | | |||||
* | | util: Set cpu endianness too. | José Fonseca | 2009-10-22 | 2 | -0/+4 |
| | | |||||
* | | Merge branch 'master' of git+ssh://[email protected]/git/mesa/mesa | Alex Deucher | 2009-10-22 | 1 | -60/+36 |
|\ \ | |||||
| * | | st/xorg: cleanup the checks for whether the op is accelerated | Zack Rusin | 2009-10-22 | 1 | -60/+36 |
| | | | |||||
* | | | Merge branch 'mesa_7_6_branch' of ↵ | Alex Deucher | 2009-10-22 | 5 | -9/+82 |
|\ \ \ | |/ / |/| / | |/ | git+ssh://[email protected]/git/mesa/mesa | ||||
| * | r600: set barrier for tex inst if dst is used earlier, might overwrite it ↵ | Andre Maasikas | 2009-10-22 | 1 | -2/+25 |
| | | | | | | | | otherwise | ||||
| * | r600: need to export something from PS | Andre Maasikas | 2009-10-22 | 2 | -2/+19 |
| | | | | | | | | | | | | | | Also avoids empty shader for "END" - seems to be somewhat valid fp Maybe this can be done differently in the future (fake FRAG_RESULT_COLOR already in Map_Fragment_Program() or is there a way to program the chip to not hang in case of no exports. | ||||
| * | r600: add beginnings of ARL instruction | Andre Maasikas | 2009-10-22 | 2 | -3/+33 |
| | | |||||
| * | cell: fix compilation on cell | Marc Dietrich | 2009-10-20 | 1 | -2/+2 |
| | | | | | | | | s/LERP/LRP/ |