summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* | i965: Update the gen6 stencil ref state when stencil state changes.Eric Anholt2010-10-281-1/+1
* | i965: Upload required gen6 VS push constants even when using pull constants.Eric Anholt2010-10-281-8/+18
* | i965: Update gen6 SF state when point state (sprite or attenuation) changes.Eric Anholt2010-10-281-0/+1
* | i965: Add user clip planes support to gen6.Eric Anholt2010-10-285-31/+123
* | gallivm: Remove the EMMS opcodes.José Fonseca2010-10-282-15/+0
* | gallivm: always enable LLVMAddInstructionCombiningPass()José Fonseca2010-10-281-7/+1
* | gallium: Avoid using __doc__ in python scripts.José Fonseca2010-10-283-6/+6
* | st/mesa: Silence uninitialized variable warning.Vinson Lee2010-10-281-0/+4
* | r300/compiler: Use rc_get_readers_normal() for presubtract optimizationsTom Stellard2010-10-271-175/+118
* | i965: Add bit operation support to the fragment shader backend.Kenneth Graunke2010-10-271-3/+12
* | i965: Make FS uniforms be the actual type of the uniform at upload time.Eric Anholt2010-10-276-9/+81
* | intel: Enable GL_EXT_separate_shader_objects in Intel driversIan Romanick2010-10-271-0/+2
* | swrast: Enable GL_EXT_separate_shader_objects in software pathsIan Romanick2010-10-271-0/+1
* | Track separate programs for each stageIan Romanick2010-10-2713-115/+297
* | mesa: Track an ActiveProgram distinct from CurrentProgramIan Romanick2010-10-274-48/+73
* | mesa: Add display list support for GL_EXT_separate_shader_objects functionsIan Romanick2010-10-271-0/+44
* | mesa: Skeletal support for GL_EXT_separate_shader_objectsIan Romanick2010-10-272-0/+110
* | mesa: Add infrastructure to track GL_EXT_separate_shader_objectsIan Romanick2010-10-272-0/+2
* | glapi: Commit files changed by previous commitIan Romanick2010-10-2710-5840/+6027
* | glapi: Add GL_EXT_separate_shader_objectsIan Romanick2010-10-273-0/+30
* | Fix build on systems where "python" is python 3.Kenneth Graunke2010-10-274-8/+8
* | r300g: add a default channel ordering of texture border for unhandled formatsMarek Olšák2010-10-271-9/+5
* | r600c: add missing radeon_prepare_render() call on evergreenAlex Deucher2010-10-271-0/+4
* | r100: revalidate after radeon_update_renderbuffersAlex Deucher2010-10-272-0/+4
* | swrast: Print out format on unexpected failure in _swrast_ReadPixels.Vinson Lee2010-10-271-1/+1
* | egl: Remove unnecessary headers.Vinson Lee2010-10-273-4/+0
* | mesa: Remove unnecessary header.Vinson Lee2010-10-271-1/+0
* | st/mesa: Remove unnecessary header.Vinson Lee2010-10-271-1/+0
* | r600g: Silence uninitialized variable warnings.Vinson Lee2010-10-271-4/+4
* | mesa: Remove unnecessary headers.Vinson Lee2010-10-271-2/+0
* | r300g: Silence uninitialized variable warning.Vinson Lee2010-10-271-0/+5
* | r600g: Destroy the blitter.Tilman Sauerbeck2010-10-271-0/+2
* | r600g: In radeon_bo(), call LIST_INITHEAD early.Tilman Sauerbeck2010-10-271-1/+1
* | mesa: rename function to _mesa_is_format_integer_color()Brian Paul2010-10-265-6/+6
* | mesa: fix bug in _mesa_is_format_integer()Brian Paul2010-10-261-2/+5
|/
* mesa: remove the unused _mesa_is_fragment_shader_active() functionBrian Paul2010-10-261-12/+0
* mesa: call _mesa_valid_to_render() in glDrawPixels, glCopyPixels, glBitmapBrian Paul2010-10-261-61/+15
* mesa: do integer FB / shader validation check in _mesa_valid_to_render()Brian Paul2010-10-261-1/+11
* i965: Disable register spilling on gen6 until it's fixed.Eric Anholt2010-10-261-1/+1
* i965: Fix VS URB entry sizing.Eric Anholt2010-10-261-1/+1
* i965: Drop the eot argument to read messages, which can never be set.Eric Anholt2010-10-261-24/+19
* i965: Add support for constant buffer loads on gen6.Eric Anholt2010-10-261-2/+26
* i965: Set up the constant buffer on gen6 when it's needed.Eric Anholt2010-10-261-0/+1
* i965: Fix typo in comment about state flags.Eric Anholt2010-10-261-1/+1
* i965: Handle new ir_unop_round_even in channel expression splitting.Eric Anholt2010-10-261-0/+1
* i965: Add support for discard instructions on gen6.Eric Anholt2010-10-261-10/+41
* i965: Add disasm for the flag register.Eric Anholt2010-10-261-0/+3
* i965: Clear some undefined fields of g0 when using them for gen6 FB writes.Eric Anholt2010-10-261-0/+14
* i965: Use SENDC on the first render target write on gen6.Eric Anholt2010-10-263-4/+13
* i965: Clarify an XXX comment in FB writes with real info.Eric Anholt2010-10-261-1/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-23 12:58:28 +0000