summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* radeonsi: Handle NULL sampler states.Michel Dänzer2012-09-111-1/+1
* i965: Remove incorrect comment above opt_algebraic.Kenneth Graunke2012-09-101-8/+0
* glsl: Generate compile errors for explicit blend indices < 0 or > 1.Kenneth Graunke2012-09-101-2/+17
* r600g: remove unused functionMarek Olšák2012-09-112-22/+0
* r600g: fix printf warningMarek Olšák2012-09-111-1/+2
* mesa: bump version to 9.1 (devel)Andreas Boll2012-09-091-2/+2
* Set OSMESA_VERSION=8.Johannes Obermayr2012-09-072-3/+3
* nvc0/ir: add initial code to support GK110 ISA encodingChristoph Bumiller2012-09-0710-13/+1691
* radeonsi: Float format fixups.Michel Dänzer2012-09-071-1/+24
* radeonsi: Handle more SNORM formats.Michel Dänzer2012-09-071-0/+22
* i965: Fix virtual_grf_interferes() between calculate_live_intervals() and DCE.Eric Anholt2012-09-071-0/+24
* i965: Make the param pointer arrays for the VS dynamically sized.Eric Anholt2012-09-074-2/+38
* i965: Make the param pointer arrays for the WM dynamically sized.Eric Anholt2012-09-075-4/+46
* i965: Add functions for comparing two brw_wm/vs_prog_data structs.Eric Anholt2012-09-076-6/+78
* glsl: Count builtin uniforms against uniform component limits.Eric Anholt2012-09-071-1/+4
* radeonsi: Handle TGSI_SEMANTIC_FOG.Michel Dänzer2012-09-071-0/+1
* radeon/llvm: Match fexp2 for SI.Michel Dänzer2012-09-071-1/+3
* glapi/glx: rename 'table' variable to 'disp_table'Brian Paul2012-09-061-2/+2
* glx: move 'prime' var into #ifdef'd code blockBrian Paul2012-09-061-8/+10
* i965: Fix primitive restart on Haswell.Kenneth Graunke2012-09-065-1/+43
* intel: avoid undefined variable warnings in intel_screen.cPaul Berry2012-09-061-2/+3
* r600g: order atom emission v3Jerome Glisse2012-09-067-82/+116
* r600g: fix num of dwords needed for alphatest_state atomJerome Glisse2012-09-061-1/+1
* mesa: Don't advertise GLES extensions in GL contextsChad Versace2012-09-061-5/+6
* llvmpipe: Make driver name more informative.José Fonseca2012-09-061-1/+4
* radeonsi: Handle more L/I/A format cases.Michel Dänzer2012-09-061-0/+14
* radeonsi: Enable whole quad mode for pixel shaders.Michel Dänzer2012-09-061-2/+10
* radeon/llvm: Add intrinsic for enabling whole quad mode in SI pixel shaders.Michel Dänzer2012-09-064-0/+23
* radeon/llvm: SI shader vector instructions implicitly use the EXEC register.Michel Dänzer2012-09-061-0/+4
* radeon/llvm: Extend SI EXEC register support.Michel Dänzer2012-09-062-2/+7
* radeon/llvm: Remove R600InstrInfo.td from TD_FILESTom Stellard2012-09-061-1/+0
* radeonsi: Enable NPOT textures again.Michel Dänzer2012-09-061-1/+1
* radeonsi: Mipmaps require memory footprint to be padded to powers of two.Michel Dänzer2012-09-061-0/+1
* radeonsi: Sampler view state simplification.Michel Dänzer2012-09-061-11/+9
* radeonsi: Untiled textures are linear aligned, not linear general.Michel Dänzer2012-09-061-3/+3
* radeon/llvm: Cleanup makefileTom Stellard2012-09-062-13/+37
* Remove useless checks for NULL before freeingMatt Turner2012-09-0528-115/+55
* Replace another malloc/memset-0 combination with callocMatt Turner2012-09-051-2/+1
* Remove useless memset after callocMatt Turner2012-09-052-2/+0
* Use calloc instead of malloc/memset-0Matt Turner2012-09-059-41/+18
* Remove useless checks for NULL before freeingMatt Turner2012-09-0546-184/+88
* glX_proto_send.py: Don't cast the return value of mallocMatt Turner2012-09-051-1/+1
* Don't cast the return value of malloc/reallocMatt Turner2012-09-0593-221/+217
* glX_proto_send.py: Remove deprecated Xmalloc/Xfree callsMatt Turner2012-09-051-3/+3
* Remove Xcalloc/Xmalloc/Xfree callsMatt Turner2012-09-0531-192/+191
* Use the correct macro _WIN32 for Windows.Vinson Lee2012-09-0514-20/+20
* mesa: remove #undef CONST in get.cBrian Paul2012-09-051-2/+0
* mesa: remove now unused CONST macroBrian Paul2012-09-051-11/+0
* mesa: s/CONST/const/ in a commentBrian Paul2012-09-051-3/+3
* mesa: s/CONST/const/ in math/ filesBrian Paul2012-09-054-42/+42
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 20:52:14 +0000