summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* anv: Remove unused variable 'gen'Chad Versace2017-11-071-4/+0
* radeonsi: add si_screen::has_ls_vgpr_init_bugMarek Olšák2017-11-074-3/+5
* radeonsi: use ac_create_target_machineMarek Olšák2017-11-073-17/+15
* radeonsi: use ac_get_llvm_processor_nameMarek Olšák2017-11-075-39/+7
* radeonsi/gfx9: don't set gs_table_depthMarek Olšák2017-11-071-2/+4
* radeonsi/gfx9: limit the scissor bug workaround to Vega10 and Raven onlyMarek Olšák2017-11-071-4/+4
* radeonsi: remove unused field in the PCI ID tableMarek Olšák2017-11-073-3/+3
* mesa: fix deleting the dummy ATI_fsMiklós Máté2017-11-071-1/+4
* gallium: Guard assertions by NDEBUG instead of DEBUGMichel Dänzer2017-11-071-1/+1
* meson: drop GLESv1 .so version back to 1.0.0Eric Engestrom2017-11-071-1/+1
* meson: standardize .so version to major.minor.patchEric Engestrom2017-11-078-7/+8
* ac/nir: for ubo load use correct num_componentsDave Airlie2017-11-071-1/+1
* nir: fix a typoGwan-gyeong Mun2017-11-061-1/+1
* glsl: Allow precision mismatch on dead data with GLSL ES 1.00Tomasz Figa2017-11-061-4/+10
* i965: disable NIR linking on HSW and belowTimothy Arceri2017-11-071-1/+4
* radv: move is_local up to the winsys level.Dave Airlie2017-11-064-3/+6
* radv: wrap cs_add_buffer in an inline. (v2)Dave Airlie2017-11-066-41/+49
* radv: when loading regs no need to add bufferDave Airlie2017-11-061-2/+0
* radv: pre-calculate user_data_0 registers and store in pipelineDave Airlie2017-11-065-52/+55
* i965: Enable flush controlNeil Roberts2017-11-062-1/+21
* drisw: Enable flush control for llvmpipe and softpipeAdam Jackson2017-11-061-0/+1
* gallium: Wire up flush controlAdam Jackson2017-11-063-1/+9
* egl: Implement EGL_KHR_context_flush_controlAdam Jackson2017-11-066-1/+24
* glx: Implement GLX_ARB_context_flush_controlNeil Roberts2017-11-067-9/+62
* dri: Add a flush control extensionNeil Roberts2017-11-062-2/+21
* dri: Change __DriverApiRec::CreateContext to take a struct for attribsNeil Roberts2017-11-0614-131/+152
* intel: Don't flush the old context in intelMakeCurrentNeil Roberts2017-11-062-18/+0
* egl/dri2: Factor out context attribute initializationAdam Jackson2017-11-061-24/+7
* etnaviv: Don't over-pad compressed texturesWladimir J. van der Laan2017-11-061-9/+15
* etnaviv: ASTC texture supportWladimir J. van der Laan2017-11-067-2/+57
* etnaviv: Update from rnndbWladimir J. van der Laan2017-11-0613-320/+1015
* radv: add initial copy descriptor support. (v2)Dave Airlie2017-11-061-2/+53
* gallium/u_vbuf: use signed vertex buffers offsets for optimal uploadsMarek Olšák2017-11-061-2/+10
* radeonsi: enable signed vertex buffer offsetsMarek Olšák2017-11-062-15/+12
* gallium: add PIPE_CAP_SIGNED_VERTEX_BUFFER_OFFSETMarek Olšák2017-11-0618-0/+21
* automake: include git_sha1.h.in in release tarballJuan A. Suarez Romero2017-11-061-1/+1
* radeonsi: don't map big VRAM buffers for the first upload directlyMarek Olšák2017-11-062-0/+21
* gallium/u_threaded: don't map big VRAM buffers for the first upload directlyMarek Olšák2017-11-063-2/+28
* gallium/u_threaded: clean up tc_improve_map_buffer_flags and prevent reentryMarek Olšák2017-11-061-7/+12
* radv: move descriptor sets out of cmd_state.Dave Airlie2017-11-063-17/+20
* radv: add helper for setting a descriptor.Dave Airlie2017-11-063-10/+17
* radv: move vertex binding out of cmd state.Dave Airlie2017-11-062-4/+4
* radv: reorder cmd_state to remove a hole.Dave Airlie2017-11-061-1/+1
* radv: free attachments on end command buffer.Dave Airlie2017-11-061-0/+2
* radv: Optimize calling radv_save_descriptors.Bas Nieuwenhuizen2017-11-041-4/+2
* radv: Use an array to store descriptor sets.Bas Nieuwenhuizen2017-11-042-26/+50
* nv50,nvc0: Display shared memory usage in pipe_debug_messagePierre Moreau2017-11-042-6/+8
* nv50,nvc0: Copy shared memory per block to the program info structure and backPierre Moreau2017-11-042-0/+4
* nv50/ir: Store shared memory per block in nv50_ir_prog_infoPierre Moreau2017-11-041-0/+1
* i965/gen10: Implement Wa3DStateModeAnuj Phogat2017-11-032-0/+16