summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* i965/miptree: Drop the name param from alloc_aux_bufferNanley Chery2018-05-171-5/+4
* i965/miptree: Initialize the indirect clear color to zeroNanley Chery2018-05-171-11/+22
* i965/miptree: Add and use a memset option in alloc_aux_bufferNanley Chery2018-05-171-37/+31
* i965/miptree: Zero-initialize CCS_D buffersNanley Chery2018-05-171-6/+4
* i965/miptree: Fix handling of uninitialized MCS buffersNanley Chery2018-05-171-7/+7
* radv: only declare the ESGS rings for pre GFX9 chipsSamuel Pitoiset2018-05-171-4/+10
* radv: allow to print GPU info with RADV_DEBUG=infoSamuel Pitoiset2018-05-172-0/+5
* radv: do not emit unnecessary ES output storesSamuel Pitoiset2018-05-171-3/+23
* radv: do not emit unnecessary GS output storesSamuel Pitoiset2018-05-171-0/+7
* radv: only pass the global BO list at submit time if enabledSamuel Pitoiset2018-05-171-2/+6
* radv: remove the radv_finishme() when compiling shadersSamuel Pitoiset2018-05-171-4/+0
* radv: remove radv_device::llvm_supports_spillSamuel Pitoiset2018-05-173-7/+1
* mesa: add glUniform*ui{v} support to display listsTimothy Arceri2018-05-171-33/+17
* radeonsi: create .gitignoreDieter Nützel2018-05-161-0/+2
* ac/llvm: use amdgcn.tbuffer.store instead of SI.tbuffer.store intrinsicDave Airlie2018-05-171-32/+60
* v3d: Fix wiring filters to NEAREST for 32-bit texture returns.Eric Anholt2018-05-161-1/+1
* v3d: Enable the driver by default.Eric Anholt2018-05-161-1/+1
* v3d: Rename driver functions from vc5 to v3d.Eric Anholt2018-05-1629-1533/+1533
* v3d: Rename the driver files from "vc5" to "v3d".Eric Anholt2018-05-1650-126/+126
* v3d: Rename the vc5_dri.so driver to v3d_dri.so.Eric Anholt2018-05-1626-80/+80
* v3d: Switch the vc5 driver to using the finalized V3D UABI.Eric Anholt2018-05-169-234/+39
* svga: fix incompatible bind flags at buffer validation timeCharmaine Lee2018-05-161-2/+7
* mesa: cast the GLenum16 to GLint to avoid compile warning on androidjenny.q.cao2018-05-161-1/+1
* etnaviv: Fix missing rnndb file in tarballsStuart Young2018-05-162-0/+2
* gallium/hud: add frametime graph (v2)Matthias Groß2018-05-153-1/+38
* eg/compute: Use reference counting to handle compute memory pool.Jan Vesely2018-05-152-12/+7
* gallivm: Use alloca_undef with array type instead of alloca_arrayRoland Scheidegger2018-05-161-28/+33
* radv: add generated files to .gitignore(s)Dieter Nützel2018-05-151-0/+1
* spirv: fix visiting inner loops with same break/continue blockSamuel Pitoiset2018-05-151-0/+13
* mesa/st: handle vert_attrib_mask in nir case tooRob Clark2018-05-151-7/+7
* cso: check count == 0 in cso_set_vertex_buffersMarek Olšák2018-05-151-0/+3
* vc5: use util_copy_framebuffer_stateRob Clark2018-05-151-12/+2
* vc4: use util_copy_framebuffer_stateRob Clark2018-05-151-12/+2
* freedreno/a5xx: remove fd5_shader_stateobjRob Clark2018-05-153-23/+10
* freedreno/a4xx: remove fd4_shader_stateobjRob Clark2018-05-153-23/+10
* freedreno/a3xx: remove fd3_shader_stateobjRob Clark2018-05-153-26/+13
* freedreno: fence should hold a ref to pipeRob Clark2018-05-151-3/+4
* freedreno: batch cache doesn't hold a ref to batchRob Clark2018-05-151-1/+1
* meson: fix copyright symbolEric Engestrom2018-05-151-1/+1
* autotools, meson: add tileset.hJuan A. Suarez Romero2018-05-152-1/+3
* st/xa: Bump minorThomas Hellstrom2018-05-151-1/+1
* virgl: enable vertex streams when glsl level is high enough.Dave Airlie2018-05-152-2/+3
* opencl: autotools: Fix linking order for OpenCL targetKai Wasserbäch2018-05-141-2/+1
* radv: reduce the number of parameters export by the GS copy shaderSamuel Pitoiset2018-05-141-4/+3
* radv: scan the geometry shader output usage maskSamuel Pitoiset2018-05-142-0/+9
* radv: run the shader info pass before emitting the GS copy shaderSamuel Pitoiset2018-05-141-0/+2
* radv: check that layout isn't NULL in radv_nir_shader_info_pass()Samuel Pitoiset2018-05-141-1/+1
* intel/blorp: Use linear formats for CCS_E clear colors in copiesJason Ekstrand2018-05-141-2/+2
* radv: Disable texel buffers with A2 SNORM/SSCALED/SINT for pre-vega.Bas Nieuwenhuizen2018-05-141-0/+19
* radv: Fix up 2_10_10_10 alpha sign.Bas Nieuwenhuizen2018-05-144-13/+98
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-26 15:08:37 +0000