summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* anv: use Mesa's u_atomic.h headerEric Engestrom2017-06-261-2/+3
* radv: use Mesa's u_atomic.h headerEric Engestrom2017-06-262-4/+6
* swr: set an explicit clear_rect if scissor is not enabled.Bruce Cherniak2017-06-261-1/+9
* swr/rast: adjust std::string usage to fix buildTim Rowley2017-06-261-3/+9
* radeonsi: support indirect indexing in INTERP_* opcodesNicolai Hähnle2017-06-261-20/+58
* egl_dri2: swrastGetDrawableInfo: set *x, *y [v2]Ben Crocker2017-06-261-1/+3
* egl: fold _eglError() + return EGL_FALSEEmil Velikov2017-06-269-130/+65
* egl: drop _eglInitImage() return typeEmil Velikov2017-06-267-42/+12
* glsl: do not call link_xfb_stride_layout_qualifiers() for fragment shadersJuan A. Suarez Romero2017-06-261-2/+5
* r600g: fix crash when file in R600_TRACE doesn't existConstantine Charlamov2017-06-261-4/+5
* r600g: take into account offset to system inputs at tgsi_interp_egcm()Constantine Charlamov2017-06-262-6/+7
* r600g: get rid of trailing whitespaceConstantine Charlamov2017-06-261-22/+22
* r600/asm: add support for other GDS operations.Dave Airlie2017-06-263-4/+26
* r600: don't merge GDS into VTXDave Airlie2017-06-261-2/+3
* r600: for memory instructions dump index gpr for read indirects also.Dave Airlie2017-06-261-1/+2
* r600: add support for vertex fetches via texture cacheDave Airlie2017-06-262-2/+20
* r600: route indirect address register correctly for vtx fetches.Dave Airlie2017-06-261-1/+1
* radv/meta: don't need vertex info for resolve shader.Dave Airlie2017-06-261-18/+2
* drirc: whitelist glthread for a few gamesMarek Olšák2017-06-261-0/+16
* mesa/glthread: decrease the batch size for better perf scalingMarek Olšák2017-06-261-3/+11
* gallium/hud: add glthread countersMarek Olšák2017-06-263-0/+91
* gallium/hud: add API-thread-busy for monitoring the thread loadMarek Olšák2017-06-263-4/+22
* gallium/hud: add hud_pane::hud pointerMarek Olšák2017-06-262-3/+6
* mesa/glthread: add glthread "perf" counters and pass them to gallium HUDMarek Olšák2017-06-2610-7/+65
* gallium/hud: move struct hud_context to hud_private.hMarek Olšák2017-06-262-46/+48
* gallium/hud: rename API-thread-busy to main-thread-busyMarek Olšák2017-06-263-5/+5
* mesa/glthread: switch to u_queue and redesign the batch managementMarek Olšák2017-06-263-198/+91
* mesa/glthread: remove HAVE_PTHREAD guardsMarek Olšák2017-06-265-69/+1
* util: move pipe_thread_is_self from gallium to src/utilMarek Olšák2017-06-263-12/+13
* radv: Remove unused args of radv_image_view_init.Bas Nieuwenhuizen2017-06-2611-55/+23
* radv: Use correct image layout for blit based copies.Bas Nieuwenhuizen2017-06-261-10/+10
* mesa/marshal: add custom marshalling for glNamedBuffer(Sub)DataGrigori Goronzy2017-06-263-2/+128
* radv: handle primitive id input into fragment shader with no geom shaderDave Airlie2017-06-266-13/+65
* radv: compile fragment shader first.Dave Airlie2017-06-261-27/+27
* radv: set prim_id for geometry shadersDave Airlie2017-06-263-2/+9
* radv: set use_prim_id for tess shaders correctly.Dave Airlie2017-06-261-3/+5
* nv50/ir: Properly fold constants in SPLIT operationPierre Moreau2017-06-251-3/+4
* radeonsi/gfx9: don't overallocate shader binariesMarek Olšák2017-06-241-6/+0
* st/dri2: implement image offset queryLucas Stach2017-06-241-0/+6
* mesa: only flush vertices when the viewport is differentSamuel Pitoiset2017-06-241-3/+3
* mesa: remove useless comments in the viewport code pathSamuel Pitoiset2017-06-241-10/+2
* llvmpipe: initialize default fb correctly in setupRoland Scheidegger2017-06-241-0/+4
* i965/miptree: Rework aux enablingJason Ekstrand2017-06-234-122/+120
* i965: Clamp clear colors to the representable rangeJason Ekstrand2017-06-231-0/+40
* i965: Don't bother with HiZ in renderbuffer_move_to_tempJason Ekstrand2017-06-231-4/+0
* i965/miptree: Rename the non_msrt_mcs functions to _ccsJason Ekstrand2017-06-233-40/+25
* i965/miptree: Delete the layered rendering resolveJason Ekstrand2017-06-231-14/+0
* anv/cnl: Don't write to Cache Mode Register 1 on gen10+Anuj Phogat2017-06-231-3/+1
* i965/cnl: Don't write to Cache Mode Register 1 on gen10+Anuj Phogat2017-06-231-2/+4
* radeonsi: unreference vertex buffers when destroying the contextMarek Olšák2017-06-231-0/+2
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-24 18:39:19 +0000