index
:
mesa.git
gallium_va_encpackedheader01
master
Unnamed repository; edit this file 'description' to name the repository.
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
Commit message (
Expand
)
Author
Age
Files
Lines
*
i965: Enable hardware-generated binding tables on render path.
Abdiel Janulgue
2015-07-18
8
-4
/
+128
*
i965: Enable resource streamer for the batchbuffer
Abdiel Janulgue
2015-07-18
7
-2
/
+36
*
i965: Define HW-binding table and resource streamer control opcodes
Abdiel Janulgue
2015-07-18
2
-0
/
+33
*
vc4: Switch to using a separate ioctl for making shaders.
Eric Anholt
2015-07-17
4
-12
/
+78
*
mesa: fix up some texture error checks
Roland Scheidegger
2015-07-18
2
-21
/
+21
*
vc4: Fix printing of shader-db debug when shader-db isn't turned on.
Eric Anholt
2015-07-17
1
-4
/
+6
*
vc4: Add debugging on texture relocation validation failures.
Eric Anholt
2015-07-17
1
-7
/
+13
*
vc4: Also consider uniform 0 in uniform lowering.
Eric Anholt
2015-07-17
1
-3
/
+3
*
vc4: Use the pure/const attributes on a bunch of our QPU functions.
Eric Anholt
2015-07-17
2
-18
/
+18
*
mesa: Detect and provide macros for function attributes pure and const.
Eric Anholt
2015-07-17
1
-0
/
+20
*
i965/fs: don't make unused payload registers interfere
Connor Abbott
2015-07-17
1
-1
/
+6
*
i965/fs: remove special case in setup_payload_interference()
Connor Abbott
2015-07-17
1
-20
/
+0
*
i965/fs: Mark last used ip for all regs read in the payload
Jordan Justen
2015-07-17
1
-1
/
+4
*
i965/fs: fix regs_read() for LINTERP
Connor Abbott
2015-07-17
1
-1
/
+2
*
nir: add nir_foreach_instr_safe_reverse()
Connor Abbott
2015-07-17
1
-0
/
+2
*
nir: add nir_instr_is_first() and nir_instr_is_last() helpers
Connor Abbott
2015-07-17
1
-0
/
+12
*
i965/cs: Use dispatch width of 8 for cs terminate payload setup
Jordan Justen
2015-07-16
1
-1
/
+1
*
i965/cs: Return 1 for regs_read on CS_OPCODE_CS_TERMINATE
Jordan Justen
2015-07-16
1
-0
/
+3
*
program: Allow redundant OPTION ARB_fog_* directives.
Kenneth Graunke
2015-07-16
1
-13
/
+37
*
i965: Push miptree tiling request into flags
Ben Widawsky
2015-07-16
7
-47
/
+51
*
Revert "i965: Push miptree tiling request into flags"
Ben Widawsky
2015-07-16
7
-51
/
+47
*
i965: Push miptree tiling request into flags
Ben Widawsky
2015-07-16
7
-47
/
+51
*
i965/fs: Factor out universally broken calculation of the register component ...
Francisco Jerez
2015-07-16
4
-12
/
+23
*
i965: Implement nir_op_uadd_carry and _usub_borrow without accumulator.
Francisco Jerez
2015-07-16
3
-35
/
+12
*
i965: Implement b2f and b2i using negation.
Francisco Jerez
2015-07-16
2
-9
/
+2
*
gallium: add interface for writable shader buffers
Marek Olšák
2015-07-16
2
-0
/
+28
*
gallium: add interface for writable shader images
Marek Olšák
2015-07-16
10
-27
/
+120
*
gallium: add new limits for shader buffers and images
Marek Olšák
2015-07-16
3
-4
/
+5
*
gallium: add BIND flags for R/W buffers and images
Marek Olšák
2015-07-16
7
-13
/
+19
*
gallium: add PIPE_CAP_MAX_SHADER_PATCH_VARYINGS
Marek Olšák
2015-07-16
15
-0
/
+18
*
i965/gen9: Use custom MOCS entries set up by the kernel.
Francisco Jerez
2015-07-16
2
-7
/
+7
*
clover: little OpenCL status code logging clean
EdB
2015-07-16
5
-25
/
+32
*
glsl: avoid compiler's segfault when processing operators with void arguments
Renaud Gaubert
2015-07-16
2
-2
/
+16
*
r200: fix some potential big endian issues
Roland Scheidegger
2015-07-16
5
-129
/
+140
*
radeon: fix some potential big endian issues
Roland Scheidegger
2015-07-16
4
-90
/
+76
*
radeon/r200: mark state atoms as dirty after blits
Roland Scheidegger
2015-07-16
2
-0
/
+24
*
r200: fix fbo rendering by disabling optimized texture format chooser
Roland Scheidegger
2015-07-16
1
-1
/
+13
*
i965: Fix 32 bit build warnings in intel_get_yf_ys_bo_size()
Anuj Phogat
2015-07-15
1
-3
/
+3
*
i965: Optimize batchbuffer macros.
Matt Turner
2015-07-15
6
-42
/
+70
*
i965: Add and use USED_BATCH macro.
Matt Turner
2015-07-15
6
-22
/
+25
*
i965: Split batch emission from relocation functions.
Matt Turner
2015-07-15
2
-34
/
+30
*
i965: Move BEGIN_BATCH() into same control flow as ADVANCE_BATCH().
Matt Turner
2015-07-15
1
-2
/
+2
*
osmesa: fix OSMesaPixelsStore typo
Brian Paul
2015-07-15
2
-2
/
+2
*
vc4: Cache the texture p1 for the sampler.
Eric Anholt
2015-07-14
3
-49
/
+69
*
vc4: Cache texture p0/p1 setup for the sampler view.
Eric Anholt
2015-07-14
3
-28
/
+43
*
vc4: Move uniforms handling to a separate file.
Eric Anholt
2015-07-14
3
-314
/
+341
*
vc4: Fix some -Wdouble-promotion warnings.
Eric Anholt
2015-07-14
3
-6
/
+6
*
i965/cs: Initialize GPGPU Thread Count
Jordan Justen
2015-07-14
2
-0
/
+25
*
vc4: Fix compiler warnings on release builds.
Eric Anholt
2015-07-14
4
-7
/
+14
*
vc4: Add better debug for register allocation failure.
Eric Anholt
2015-07-14
1
-1
/
+5
[next]