Commit message (Collapse) | Author | Age | Files | Lines | |
---|---|---|---|---|---|
* | radeonsi/gfx9: update r600_print_texture_info | Marek Olšák | 2017-03-30 | 3 | -5/+65 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | gallium/radeon: move pre-GFX9 radeon_bo_metadata.* to u.legacy.* | Marek Olšák | 2017-03-30 | 5 | -101/+119 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | winsys/amdgpu: set num_tile_pipes, pipe_interleave_bytes for GFX9 | Marek Olšák | 2017-03-30 | 1 | -2/+11 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | winsys/amdgpu: wire up new addrlib for GFX9 | Marek Olšák | 2017-03-30 | 1 | -1/+399 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | winsys/amdgpu: update amdgpu_addr_create for GFX9 | Marek Olšák | 2017-03-30 | 1 | -17/+29 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | winsys/amdgpu: rename GFX6 surface functions | Marek Olšák | 2017-03-30 | 1 | -25/+29 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | gallium/radeon: add GFX9 surface info to radeon_surf | Marek Olšák | 2017-03-30 | 1 | -0/+38 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | gallium/radeon: move pre-GFX9 radeon_surf.* members to radeon_surf.u.legacy.* | Marek Olšák | 2017-03-30 | 20 | -345/+357 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: allow Z16_UNORM for TC-compatible HTILE | Marek Olšák | 2017-03-30 | 1 | -6/+16 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: draw changes | Marek Olšák | 2017-03-30 | 1 | -12/+31 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: pad shader binaries by 128 bytes | Marek Olšák | 2017-03-30 | 1 | -0/+6 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: trivial shader and ring changes | Marek Olšák | 2017-03-30 | 1 | -5/+15 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: sampler state changes | Marek Olšák | 2017-03-30 | 1 | -1/+1 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: add a scissor bug workaround | Marek Olšák | 2017-03-30 | 1 | -0/+6 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: rasterizer changes | Marek Olšák | 2017-03-30 | 1 | -2/+4 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: disable the 2-bit format fetch fix | Marek Olšák | 2017-03-30 | 1 | -2/+6 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: set NUM_RECORDS correctly | Marek Olšák | 2017-03-30 | 3 | -3/+3 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: ELEMENT_SIZE change | Marek Olšák | 2017-03-30 | 2 | -7/+15 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: enable ETC2 | Marek Olšák | 2017-03-30 | 1 | -1/+2 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: disable RB+ on Vega10 | Marek Olšák | 2017-03-30 | 6 | -22/+39 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: init_config changes | Marek Olšák | 2017-03-30 | 2 | -6/+36 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: don't set PA_SC_RASTER_CONFIG* | Marek Olšák | 2017-03-30 | 1 | -15/+19 |
| | | | | | | The registers don't exist on GFX9. Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: Gather4 no longer needs the workaround | Marek Olšák | 2017-03-30 | 1 | -1/+2 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: CP DMA changes | Marek Olšák | 2017-03-30 | 2 | -10/+31 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: query changes - EVENT_WRITE and SET_PREDICATION | Marek Olšák | 2017-03-30 | 1 | -10/+19 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: EVENT_WRITE_EOP -> RELEASE_MEM | Marek Olšák | 2017-03-30 | 1 | -14/+25 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: INDIRECT_BUFFER change | Marek Olšák | 2017-03-30 | 1 | -1/+1 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: enable SDMA buffer copying & clearing | Marek Olšák | 2017-03-30 | 1 | -3/+4 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: handle GFX9 in a few places | Marek Olšák | 2017-03-30 | 4 | -2/+5 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: don't read back non-existent SRBM registers | Marek Olšák | 2017-03-30 | 1 | -3/+5 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: add IB parser support | Marek Olšák | 2017-03-30 | 4 | -19/+37 |
| | | | | | | | | | Both GFX6 and GFX9 fields are printed next to each other in parsed IBs. The Python script parses both headers like one stream and tries to merge all definitions. Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: set the LLVM processor, require LLVM 5.0 | Marek Olšák | 2017-03-30 | 2 | -0/+9 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi/gfx9: add GFX9 and VEGA10 enums | Marek Olšák | 2017-03-30 | 4 | -5/+15 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | amd: GFX9 packet changes | Marek Olšák | 2017-03-30 | 4 | -13/+26 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | amd: define event types for GFX9 | Marek Olšák | 2017-03-30 | 1 | -0/+54 |
| | | | | Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | amd: add texture format definitions for GFX9 | Marek Olšák | 2017-03-30 | 5 | -27/+152 |
| | | | | | | | | the DATA_FORMAT and NUM_FORMAT fields are the same, but some of the enums differ, thus add GFX6 and GFX9 suffixes, so that the IB parser can show enums for both. Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | amd: resolve remaining definition conflicts with gfx9d.h | Marek Olšák | 2017-03-30 | 5 | -66/+66 |
| | | | | | | | | Add _GFX6 and _GFX9 suffixes to conflicting definitions. sid.h and gfx9d.h can now be included in the same file. Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | amd: normalize register definition formatting | Marek Olšák | 2017-03-30 | 3 | -92/+174 |
| | | | | | | | This resolves trivial conflicts with gfx9d.h caused by different formatting. Some fields are also renamed. Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | amd: import GFX9 register definitions | Marek Olšák | 2017-03-30 | 2 | -0/+7287 |
| | | | | Acked-by: Nicolai Hähnle <[email protected]> | ||||
* | radeonsi: code shuffling in si_init_depth_surface | Marek Olšák | 2017-03-30 | 1 | -54/+32 |
| | | | | | | | use fewer local variables, re-order the assignments, so that the GFX9 diff is smaller here. Reviewed-by: Nicolai Hähnle <[email protected]> | ||||
* | amd/addrlib: silence warnings | Marek Olšák | 2017-03-30 | 4 | -15/+15 |
| | |||||
* | amd/addrlib: import gfx9 support | Nicolai Hähnle | 2017-03-30 | 19 | -3/+22053 |
| | |||||
* | amd/addrlib: Not all ETC2 formats are 128bpp... add new ETC2 formats to ↵ | Kevin Furrow | 2017-03-30 | 3 | -19/+45 |
| | | | | differentiate between 64 and 128bpp formats. | ||||
* | amd/addrlib: Fix selection of swizzle modes for 3D compressed images. | Kevin Furrow | 2017-03-30 | 1 | -1/+2 |
| | |||||
* | amd/addrlib: Add support for ETC2 and ASTC formats. | Kevin Furrow | 2017-03-30 | 3 | -1/+119 |
| | |||||
* | amd/addrlib: Bump version to 6.02 | Joe Ma | 2017-03-30 | 1 | -1/+1 |
| | |||||
* | amd/addrlib: Adjust slie size after pitch and actual height adjustment | Frans Gu | 2017-03-30 | 1 | -26/+31 |
| | |||||
* | amd/addrlib: Apply input pitch after internal pitch aligning | Frans Gu | 2017-03-30 | 1 | -12/+33 |
| | |||||
* | amdgpu/addrlib: Bump version to 6.01 | Nicolai Hähnle | 2017-03-30 | 1 | -2/+2 |
| | | | | Signed-off-by: Nicolai Hähnle <[email protected]> | ||||
* | amdgpu/addrlib: Seperate 2 dcc related workarounds by different flags | Nicolai Hähnle | 2017-03-30 | 3 | -3/+9 |
| | | | | | 1) dccCompatible for padding MSAA surface to support fast clear 2) dccPipeWorkaround for padding surface to support dcc |