summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
* v3d: Use shared drm_find_modifier utilAlyssa Rosenzweig2019-03-141-15/+3
* util: Add a drm_find_modifier helperAlyssa Rosenzweig2019-03-141-0/+55
* mesa: add logging function for formatted stringMark Janes2019-03-142-0/+35
* mesa: rename logging functions to reflect that they format stringsMark Janes2019-03-1412-92/+92
* mesa: properly report the length of truncated log messagesMark Janes2019-03-141-0/+3
* anv: Only set 3DSTATE_PS::VectorMaskEnable on gen8+Jason Ekstrand2019-03-141-1/+1
* radv: always initialize HTILE when the src layout is UNDEFINEDSamuel Pitoiset2019-03-141-2/+1
* i965: Disable ARB_fragment_shader_interlock for platforms prior to GEN9Plamena Manolova2019-03-142-1/+25
* iris: Don't mutate box in transfer map codeKenneth Graunke2019-03-131-37/+28
* i965: remove scaling factors from P010, P012Tapani Pälli2019-03-141-2/+2
* anv/pass: Flag the need for a RT flush for resolve attachmentsJason Ekstrand2019-03-131-1/+17
* anv: Stop using VK_TRUE/FALSEJason Ekstrand2019-03-131-21/+21
* virgl: use uint16_t mask instead of separate booleansGurchetan Singh2019-03-138-111/+106
* iris: Enable auxiliary buffer support againRafael Antognolli2019-03-131-3/+0
* iris: Convert RGBX to RGBA always.Rafael Antognolli2019-03-131-14/+27
* iris: Add resolve on iris_flush_resource.Rafael Antognolli2019-03-131-19/+19
* ir3/lower_io_offsets: Try propagate SSBO's SHR into a previous shift instructionEduardo Lima Mitev2019-03-131-4/+94
* ir3/compiler: Enable lower_io_offsets pass and handle new SSBO intrinsicsEduardo Lima Mitev2019-03-134-60/+59
* ir3/nir: Add a new pass 'ir3_nir_lower_io_offsets'Eduardo Lima Mitev2019-03-134-0/+217
* nir: Add ir3-specific version of most SSBO intrinsicsEduardo Lima Mitev2019-03-131-0/+27
* egl/dri: Avoid out of bounds array accessKevin Strasser2019-03-131-2/+4
* iris: Use streaming loads to read from tiled surfacesChris Wilson2019-03-132-2/+5
* iris: Use coherent allocation for PIPE_RESOURCE_STAGINGChris Wilson2019-03-133-1/+24
* iris: Use PIPE_BUFFER_STAGING for the query objectsChris Wilson2019-03-131-1/+1
* intel/nir: Combine store_derefs to improve code from SPIR-VCaio Marcelo de Oliveira Filho2019-03-131-0/+1
* intel/nir: Combine store_derefs after vectorizing IOCaio Marcelo de Oliveira Filho2019-03-131-0/+1
* nir: Add a pass to combine store_derefs to same vectorCaio Marcelo de Oliveira Filho2019-03-136-0/+580
* ac: use the raw tbuffer version for 16-bit SSBO loadsSamuel Pitoiset2019-03-133-6/+3
* ac: add ac_build_{struct,raw}_tbuffer_load() helpersSamuel Pitoiset2019-03-133-23/+75
* radv: use typed buffer loads for vertex input fetchesSamuel Pitoiset2019-03-134-53/+57
* radv: store more vertex attribute infos as pipeline keysSamuel Pitoiset2019-03-133-0/+37
* ac: rework typed buffers loads for LLVM 7Samuel Pitoiset2019-03-133-57/+83
* panfrost: Set bo->gem_handle when creating a linear BOTomeu Vizoso2019-03-131-1/+3
* panfrost: Set bo->size[0] in the DRM backendTomeu Vizoso2019-03-131-5/+5
* intel/fs: Fix opt_peephole_csel to not throw away saturates.Kenneth Graunke2019-03-121-0/+1
* glsl/lower_vector_derefs: Don't use a temporary for TCS outputsJason Ekstrand2019-03-131-10/+64
* glsl/list: Add a list variant of insert_afterJason Ekstrand2019-03-131-0/+26
* nir/loop_unroll: Fix out-of-bounds access handlingJason Ekstrand2019-03-121-12/+2
* anv: Ignore VkRenderPassInputAttachementAspectCreateInfoJason Ekstrand2019-03-121-0/+4
* v3d: Fix leak of the renderonly struct on screen destruction.Eric Anholt2019-03-121-0/+1
* v3d: Fix leak of the mem_ctx after the DAG refactor.Eric Anholt2019-03-121-2/+2
* glx: add support for GLX_ARB_create_context_no_error (v3)Grigori Goronzy2019-03-128-1/+96
* radv: set the maximum number of IBs per submit to 192Samuel Pitoiset2019-03-122-1/+8
* anv: Fix destroying descriptor sets when pool gets resetDanylo Piliaiev2019-03-121-6/+5
* v3d: Disable PIPE_CAP_BLIT_BASED_TEXTURE_TRANSFER.Eric Anholt2019-03-121-0/+3
* intel/nir: Vectorize all IOJason Ekstrand2019-03-121-0/+17
* nir: Add a pass for lowering IO back to vector when possibleJason Ekstrand2019-03-125-1/+392
* ac/nir: fix 16-bit ssbo storesRhys Perry2019-03-121-0/+2
* anv: revert "anv: release memory allocated by glsl types during spirv_to_nir"Tapani Pälli2019-03-121-2/+0
* radeonsi/nir: Use nir stripping passConnor Abbott2019-03-121-0/+5
generated by cgit v1.2.3 (git 2.39.1) at 2024-12-11 18:18:23 +0000